A 3.1 Gb/s 8 $\,\times\,$ 8 Sorting Reduced K-Best Detector With Lattice Reduction and QR Decomposition

This paper presents the VLSI implementation of a lattice-reduction-aided (LRA) detection system. The proposed system includes a QR decomposition, lattice reduction (LR) processor, and sorting-reduced (SR) K-best detector for 8 × 8 multiple-input multiple-output (MIMO) systems. The bit error rate of the proposed MIMO detection system only incurs approximately 3 dB of implementation loss compared with optimal maximum likelihood detection with 64-quadratic-amplitude modulation. The proposed processor can also support different throughput requirements by adjusting the stage number of LR. The SR K-best detector can achieve 3.1 Gb/s throughput with 0.24-ns latency. The throughput of the system reaches 585 Mb/s if one channel preprocessing can support 72 symbol detections. The corresponding energy per bit is 63 pJ/bit, which is the smallest value achieved to date. This paper presents the first VLSI implementation of a complete LRA K-best detector with an 8 × 8 dimension.

[1]  A. Burg,et al.  VLSI implementation of MIMO detection using the sphere decoding algorithm , 2005, IEEE Journal of Solid-State Circuits.

[2]  László Lovász,et al.  Factoring polynomials with rational coefficients , 1982 .

[3]  Wai Ho Mow,et al.  Complex Lattice Reduction Algorithm for Low-Complexity Full-Diversity MIMO Detection , 2009, IEEE Transactions on Signal Processing.

[4]  Ahmed M. Eltawil,et al.  A Radius Adaptive K-Best Decoder With Early Termination: Algorithm and VLSI Architecture , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Tae-Hwan Kim,et al.  Small-Area and Low-Energy $K$-Best MIMO Detector Using Relaxed Tree Expansion and Early Forwarding , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Tharmalingam Ratnarajah,et al.  Rapid Prototyping of Clarkson's Lattice Reduction for MIMO Detection , 2009, 2009 IEEE International Conference on Communications.

[7]  Dejan Markovic,et al.  A Flexible DSP Architecture for MIMO Sphere Decoding , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Amir K. Khandani,et al.  LLL Reduction Achieves the Receive Diversity in MIMO Decoding , 2006, IEEE Transactions on Information Theory.

[9]  van A Allert Zelst,et al.  A single coefficient spatial correlation model for multiple-input multiple-output (MIMO) radio channels , 2002 .

[10]  D. Wubben,et al.  On the robustness of lattice-reduction aided detectors in correlated MIMO systems , 2004, IEEE 60th Vehicular Technology Conference, 2004. VTC2004-Fall. 2004.

[11]  P. Glenn Gulak,et al.  VLSI implementation of a hardware-optimized lattice reduction algorithm for WiMAX/LTE MIMO detection , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[12]  Liang Liu,et al.  Area-Efficient Configurable High-Throughput Signal Detector Supporting Multiple MIMO Modes , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Brett Ninness,et al.  A VLSI 8×8 MIMO Near-ML Decoder Engine , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[14]  P. Glenn Gulak,et al.  The application of lattice-reduction to the K-Best algorithm for near-optimal MIMO detection , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[15]  P. Glenn Gulak,et al.  A 675 Mbps, 4 × 4 64-QAM K-Best MIMO Detector in 0.13 µm CMOS , 2012, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Andreas Peter Burg,et al.  VLSI implementation of a low-complexity LLL lattice reduction algorithm for MIMO detection , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[17]  Rohit U. Nabar,et al.  Introduction to Space-Time Wireless Communications , 2003 .

[18]  Andreas Burg,et al.  VLSI circuits for MIMO communication systems , 2006 .

[19]  Julio Villalba,et al.  A Low-Latency Pipelined 2D and 3D CORDIC Processors , 2008, IEEE Transactions on Computers.

[20]  Chun-Fu Liao,et al.  COST reduction algorithm for 8 × 8 lattice reduction aided K-best MIMO detector , 2012, 2012 IEEE International Conference on Signal Processing, Communication and Computing (ICSPCC 2012).

[21]  Yuan-Hao Huang,et al.  Power-Saving 4 $\times$ 4 Lattice-Reduction Processor for MIMO Detection With Redundancy Checking , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  Pei-Yun Tsai,et al.  A 4×4 64-QAM reduced-complexity K-best MIMO detector up to 1.5Gbps , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[23]  Mahdi Shabany,et al.  A modified complex K-best scheme for high-speed hard-output MIMO detectors , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[24]  K. Sridharan,et al.  50 Years of CORDIC: Algorithms, Architectures, and Applications , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Preben E. Mogensen,et al.  A stochastic MIMO radio channel model with experimental validation , 2002, IEEE J. Sel. Areas Commun..

[26]  Stephan ten Brink,et al.  Achieving near-capacity on a multiple-antenna channel , 2003, IEEE Trans. Commun..

[27]  Tzi-Dar Chiueh,et al.  A 74.8 mW Soft-Output Detector IC for 8 $\,\times\,$8 Spatial-Multiplexing MIMO Communications , 2010, IEEE Journal of Solid-State Circuits.

[28]  Pei-Yun Tsai,et al.  Efficient Implementation of QR Decomposition for Gigabit MIMO-OFDM Systems , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[29]  Tae-Hwan Kim,et al.  Small-area and low-energy K-best MIMO detector using relaxed tree expansion and early forwarding , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).

[30]  Dirk Wübben,et al.  MMSE-based lattice-reduction for near-ML detection of MIMO systems , 2004, ITG Workshop on Smart Antennas (IEEE Cat. No.04EX802).