Traffic-based virtual channel activation for low-power NoC
暂无分享,去创建一个
Ali El-Moursy | Magdy A. El-Moursy | Rabab Ezz-Eldin | Amr M. Refaat | Sayed Taha Muhammad | M. El-Moursy | A. M. Refaat | S. Muhammad | Ali El-Moursy
[1] Partha Pratim Pande,et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.
[2] Bharadwaj S. Amrutur,et al. Traffic engineered NoC for streaming applications , 2013, Microprocess. Microsystems.
[3] Shahriar Mirabbasi,et al. System-on-Chip: Reuse and Integration , 2006, Proceedings of the IEEE.
[4] Ligang Hou,et al. Comparison Research between XY and Odd-Even Routing Algorithm of a 2-Dimension 3X3 Mesh Topology Network-on-Chip , 2009, 2009 WRI Global Congress on Intelligent Systems.
[5] Rochit Rajsuman. System-On-A-Chip: Design and Test , 2000 .
[6] Magdy A. El-Moursy,et al. Low leakage power NoC switch using AVC , 2012, 2012 IEEE International Symposium on Circuits and Systems.
[7] Ayas Kanta Swain,et al. Performance evalulation of different routing algorithms in Network on Chip , 2013, 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia).
[8] Magdy A. El-Moursy,et al. Novel Adaptive Virtual Channels technique for NoC switch , 2011, 2011 IEEE 6th International Design and Test Workshop (IDT).
[9] M. Ali,et al. Networks on Chips: Scalable interconnects for future systems on chips , 2008, 2008 4th European Conference on Circuits and Systems for Communications.
[10] Tobias Bjerregaard,et al. A survey of research and practices of Network-on-chip , 2006, CSUR.
[11] Thomas A. DeMassa,et al. Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.
[12] William J. Dally,et al. Virtual-channel flow control , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[13] Magdy A. El-Moursy,et al. Low Power NoC Switch using Novel Adaptive Virtual Channels , 2011 .
[14] Luca Benini,et al. Network-on-Chip design and synthesis outlook , 2008, Integr..
[15] Partha Pratim Pande,et al. A scalable communication-centric SoC interconnect architecture , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).
[16] Jianyang Zhou,et al. Research and analysis of routing algorithms for NoC , 2011, 2011 3rd International Conference on Computer Research and Development.
[17] Cui Linhai. An Innovative Approach for Regular Expression Matching Based on NoC Architecture , 2014 .
[18] Priyanka N. Chopkar,et al. Analysis of Latency and Throughput of 2 D Torus Topology using Modified XY Routing Algorithm Ms , 2013 .
[19] Avinash Kodi,et al. Low-power low-area network-on-chip architecture using adaptive electronic link buffers , 2008 .
[20] Mahdiar Hosein Ghadiry,et al. The Effect of Number of Virtual Channels on NoC EDP , 2008, CDES.
[21] Alain Greiner,et al. A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.
[22] Bill Lin,et al. A High-Throughput Distributed Shared-Buffer NoC Router , 2009, IEEE Computer Architecture Letters.
[23] André DeHon,et al. FPGA optimized packet-switched NoC using split and merge primitives , 2012, 2012 International Conference on Field-Programmable Technology.