High-level current macro-model for power-grid analysis
暂无分享,去创建一个
[1] Rajendran Panda,et al. Design and analysis of power distribution networks in PowerPC microprocessors , 1998, DAC.
[2] S. Gupta,et al. Power Macromodeling For High Level Power Estimation , 1997, Proceedings of the 34th Design Automation Conference.
[3] Niraj K. Jha,et al. Register-transfer level estimation techniques for switching activity and power consumption , 1996, ICCAD 1996.
[4] Luca Benini,et al. Gate-level current waveform simulation of CMOS integrated circuits , 1996, ISLPED.
[5] Jan M. Rabaey,et al. Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[6] Luca Benini,et al. Node sampling: a robust RTL power modeling approach , 1998, ICCAD.
[7] Robert L. Mason,et al. Regression Analysis and Its Application: A Data-Oriented Approach. , 1982 .
[8] Qinru Qiu,et al. Cycle-accurate macro-models for RT-level power analysis , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.
[9] R. Gunst. Regression analysis and its application , 1980 .
[10] Farid N. Najm,et al. Energy-per-cycle estimation at RTL , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[11] Massoud Pedram,et al. Cycle-accurate macro-models for RT-level power analysis , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[12] Anil K. Jain. Fundamentals of Digital Image Processing , 2018, Control of Color Imaging Systems.
[13] F. Najm,et al. Frequency-domain supply current macro-model , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).
[14] Alan V. Oppenheim,et al. Discrete-time Signal Processing. Vol.2 , 2001 .