Making B+-tree efficient in PCM-based main memory
暂无分享,去创建一个
[1] Jun Yang,et al. FPB: Fine-grained Power Budgeting to Improve Write Throughput of Multi-level Cell Phase Change Memory , 2012, 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture.
[2] Todd C. Mowry,et al. Improving index performance through prefetching , 2001, SIGMOD '01.
[3] Luis Ceze,et al. Operating System Implications of Fast, Cheap, Non-Volatile Memory , 2011, HotOS.
[4] Somayeh Sardashti,et al. The gem5 simulator , 2011, CARN.
[5] Vijayalakshmi Srinivasan,et al. Scalable high performance main memory system using phase-change memory technology , 2009, ISCA '09.
[6] Vijayalakshmi Srinivasan,et al. Enhancing lifetime and security of PCM-based Main Memory with Start-Gap Wear Leveling , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[7] Suman Nath,et al. Rethinking Database Algorithms for Phase Change Memory , 2011, CIDR.
[8] Christopher Frost,et al. Better I/O through byte-addressable, persistent memory , 2009, SOSP '09.
[9] Onur Mutlu,et al. Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.
[10] Rajesh K. Gupta,et al. Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.
[11] Hyunjin Lee,et al. Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[12] Hector Garcia-Molina,et al. Main Memory Database Systems: An Overview , 1992, IEEE Trans. Knowl. Data Eng..
[13] Jignesh M. Patel,et al. Effect of node size on the performance of cache-conscious B+-trees , 2003, SIGMETRICS '03.
[14] Jun Yang,et al. A durable and energy efficient main memory using phase change memory technology , 2009, ISCA '09.