Delay calculation capturing crosstalk effects due to coupling capacitors

A driver model to calculate gate and interconnect delays accurately for a chip with coupling capacitors is presented. The crosstalk effects between simultaneously switching victim and aggressors are effectively captured by iteratively solving an N-port RC network. The algorithm was implemented in a delay calculation tool called XINT and its accuracy demonstrated for industrial designs.

[1]  Lawrence T. Pileggi,et al.  Performance computation for precharacterized CMOS gates with RC loads , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Ross Baldick,et al.  Nonlinear driver models for timing and noise analysis , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.