A Comparison of Architectures for Various Decision Diagram Machines

This paper compares 6 decision diagram machines (DDMs) with respect to area-time complexity, throughput, and compatibility to the existing memory. First, 6 types of decision diagrams (DDs): BDD, MDD, QRBDD, QRMDD, heterogeneous MDD (HMDD), and QRHMDD are introduced. Second, corresponding DDMs are developed. Third, memory sizes and average path length (APL) for these DDs are compared. As for area-time complexity, the QDDM is the best; as for throughput, the QRQDDM is the best; and as for compatibility to the existing memory, the HMDDM is the best.

[1]  Shinobu Nagayama,et al.  On the optimization of heterogeneous MDDs , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Daniel Mange.  A High-Level-Language Programmable Controller, Part I-A Controller for Structured Microprogramming , 1986, IEEE Micro.

[3]  S. Nagayama.  Code generation for embedded systems using heterogeneous MDDs , 2003 .

[4]  Raymond T. Boute,et al.  The binary decision machine as programmable controller , 1976 .

[5]  Paul J. Zsombor-Murray,et al.  Binary- Decision -Based Programmable Controllers Part I , 1983 .

[6]  M. Davio,et al.  Optimization of multivalued decision algorithms , 1978, MVL '78.

[7]  Shinobu Nagayama,et al.  Compact representations of logic functions using heterogeneous MDDs , 2003, 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings..

[8]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[9]  Tsutomu Sasao,et al.  Representations of Discrete Functions , 2011 .

[10]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[11]  Nakahara Hiroki,et al.  Emulation of Sequential Circuits by a Parallel Branching Program Machine , 2009 .

[12]  Tsutomu Sasao,et al.  A Quaternary Decision Diagram Machine and the Optimization of its Code , 2009, 2009 39th International Symposium on Multiple-Valued Logic.

[13]  David E. Taylor.  Survey and taxonomy of packet classification techniques , 2005, CSUR.

[14]  Tsutomu Sasao,et al.  A hardware simulation engine based on decision diagrams , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[15]  Tiziano Villa,et al.  Multi-valued decision diagrams: theory and applications , 1998 .

[16]  Tsutomu Sasao,et al.  A Parallel Branching Program Machine for Emulation of Sequential Circuits , 2009, ARC.

[17]  Tsutomu Sasao,et al.  Average path length of binary decision diagrams , 2005, IEEE Transactions on Computers.

[18]  Tsutomu Sasao,et al.  Implementation of multiple-output functions using PQMDDs , 2000, Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000).