An analytical grain-barrier height model and its characterization for intrinsic poly-Si thin-film transistor