FPGA implementation of a high-resolution time-to-digital converter
暂无分享,去创建一个
[1] J. Kalisz,et al. Field-programmable-gate-array-based time-to-digital converter with 200-ps resolution , 1997 .
[2] R. Szymanowski,et al. Field programmable gate array time counter with two-stage interpolation , 2005 .
[3] Jinyuan Wu,et al. Firmware-only implementation of time-to-digital converter (TDC) in field-programmable gate array (FPGA) , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).
[4] Jian Song,et al. A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays , 2006, IEEE Transactions on Nuclear Science.