Daily stepper scheduling rule in the semiconductor manufacturing for MTO products

The make-to-order (MTO)-type semiconductor manufacturing line may suffer from the complexity of the operational management since the wafer lump corresponding to the specific order can be flown in various patterns, experiencing reentrancy, and complicated product mix. Different from the make-to-stock (MTS)-type memory products, the efficient scheduling policy is not much studied to achieve the demand, meeting related performance measure such as the order fill rate, inventory and shortage, and the cycle time. Because of the computational tediousness, the optimized mathematical programming approach for scheduling is not practical, but the scheduling rule, flexible and fast in computation, is preferred. In this study, the new scheduling priority index, accumulated urgency index (AUI), is developed for the MTO manufacturing line. The urgency index (UI) and balance index (BI) appeared in a literature are compared with AUI to evaluate the performances. It is shown through the computational experiment that AUI outperforms UI and BI in most MTO-related measures and MTS-related ones such as throughput, utilization as well, which are also critical measures even in the MTO manufacturing lines. The experiment is also validated by the ANOVA and Duncan test.

[1]  Young Hoon Lee,et al.  Make-to-order scheduling in foundry semiconductor fabrication , 2007 .

[2]  R. G. Petrakian,et al.  Trade-offs in cycle time management: hot lots , 1992 .

[3]  C. R. Nagarajah,et al.  A methodology for investigating effects of cell size on operational flexibility in flexible manufacturing systems , 1994 .

[4]  Young Hoon Lee,et al.  Push-pull production planning of the re-entrant process , 2003 .

[5]  Mauricio G. C. Resende,et al.  Closed-loop job release control for VLSI circuit manufacturing , 1988 .

[6]  Lawrence M. Wein,et al.  Scheduling semiconductor wafer fabrication , 1988 .

[7]  D. Y. Sha,et al.  A dispatching rule for photolithography scheduling with an on-line rework strategy , 2006, Comput. Ind. Eng..

[8]  Chih-Hung Tsai,et al.  The study of applying ANP model to assess dispatching rules for wafer fabrication , 2008, Expert Syst. Appl..

[9]  Young Hoon Lee,et al.  Experimental study on input and bottleneck scheduling for a semiconductor fabrication line , 2002 .

[10]  Robert C. Leachman,et al.  Special Issue: Franz Edelman Award for Achievement in Operations Research and the Management Sciences: SLIM: Short Cycle Time and Low Inventory in Manufacturing at Samsung Electronics , 2002, Interfaces.

[11]  John W. Fowler,et al.  A combined dispatching criteria approach to scheduling semiconductor manufacturing systems , 2001 .

[12]  Taeyong Yang,et al.  Robust production control policies considering WIP balance and setup time in a semiconductor fabrication line , 2008 .

[13]  Young Hoon Lee,et al.  Manufacturing cycle time reduction using balance control in the semiconductor fabrication line , 2002 .

[14]  David L. Woodruff,et al.  CONWIP: a pull alternative to kanban , 1990 .

[15]  Lawrence M. Wein,et al.  On the relationship between yield and cycle time in semiconductor wafer fabrication , 1992 .