Verification of Faulty Mechanism for Fan-Out Wafer Level Package Using Numerical Analysis
暂无分享,去创建一个
[1] Xuejun Fan,et al. Effects of design, structure and material on thermal-mechanical reliability of large array wafer level packages , 2009, 2009 International Conference on Electronic Packaging Technology & High Density Packaging.
[2] Tiao Zhou,et al. Board level temperature cycling study of large array Wafer Level Package , 2009, 2009 59th Electronic Components and Technology Conference.
[4] Xuejun Fan,et al. Design and Reliability in Wafer Level Packaging , 2008, 2008 10th Electronics Packaging Technology Conference.
[5] Deok-Hoon Kim,et al. Wafer level packaging having bump-on-polymer structure , 2003, Microelectron. Reliab..
[6] H. Reichl,et al. Stress analysis and design optimization of a wafer-level CSP by FEM simulations and experiments , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).
[7] Michael Johnson,et al. Solder joint reliability of a polymer reinforced wafer level package , 2002, Microelectron. Reliab..
[8] TH Eric Kuah,et al. Encapsulation challenges for wafer level packaging , 2009, 2009 European Microelectronics and Packaging Conference.