Pulsed laser-induced transient currents in bulk and silicon-on-insulator FinFETs

Pulsed laser-induced current transient experiments are used to understand the mechanisms of single-event effects in bulk and fully depleted silicon-on-insulator p-channel FinFETs. The drain current transients are significantly larger in the bulk FinFETs than in the SOI devices. Bulk FinFETs collected 270 times more charge than SOI FinFETs. 98% of the charge collected in the bulk FinFETs is generated in the substrate. The rest of the collected charge (2%) is generated in the fins. Most of the collected charge in the SOI FinFets is generated in the fins.

[1]  T. Scott,et al.  Application of a pulsed laser for evaluation and optimization of SEU-hard designs , 1999, 1999 Fifth European Conference on Radiation and Its Effects on Components and Systems. RADECS 99 (Cat. No.99TH8471).

[2]  S. Furukawa,et al.  Silicon-on-Insulator , 1985 .

[3]  T. Scott,et al.  Application of a pulsed laser for evaluation and optimization of SEU-hard designs [CMOS] , 1999 .

[4]  O. Faynot,et al.  Transient Radiation Response of Single- and Multiple-Gate FD SOI Transistors , 2007, IEEE Transactions on Nuclear Science.

[5]  J. Colinge.  Silicon-on-Insulator Technology: Materials to VLSI , 1991 .

[6]  R. Pease,et al.  Subbandgap laser-induced single event effects: carrier generation via two-photon absorption , 2002 .

[7]  O. Faynot,et al.  Direct measurement of transient pulses induced by laser and heavy ion irradiation in deca-nanometer devices , 2005, IEEE Transactions on Nuclear Science.

[8]  C. Hu,et al.  Sub-50 nm P-channel FinFET , 2001 .

[9]  K. Roy,et al.  Device-Optimization Technique for Robust and Low-Power FinFET SRAM Design in NanoScale Era , 2007, IEEE Transactions on Electron Devices.

[10]  J. Colinge,et al.  Silicon-on-insulator 'gate-all-around device' , 1990, International Technical Digest on Electron Devices.

[11]  O. Faynot,et al.  Statistical Analysis of the Charge Collected in SOI and Bulk Devices Under Heavy lon and Proton Irradiation—Implications for Digital SETs , 2006, IEEE Transactions on Nuclear Science.

[12]  K. Yahashi,et al.  Process integration technology and device characteristics of CMOS FinFET on bulk silicon substrate with sub-10 nm fin width and 20 nm gate length , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..