A Low-complexity Hardware AWGN Channel Emulator on FPGA using Central Limit Theorem

We present a flexible, low-complexity additive white Gaussian noise (AWGN) channel emulator. The proposed generator employs multiple improved Tausworthe generators to generate uniform random numbers, which are then summed up and manipulated based on the central limit theorem to generate Gaussian random numbers. We simulated the hardware design with 12 and 48 Tausworthe random number generators (RNGs) with different seed sets. The proposed design provides one sample per clock useful towards high speed channel emulation.

[1]  Bruce F. Cockburn,et al.  A Compact and Accurate Gaussian Variate Generator , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Wayne Luk,et al.  A hardware Gaussian noise generator using the Box-Muller method and its error analysis , 2006, IEEE Transactions on Computers.

[3]  Wei Cui,et al.  VLSI implementation of universal random number generator , 2002, Asia-Pacific Conference on Circuits and Systems.

[4]  Ahmed Hemani,et al.  An efficient hardware implementation of high quality AWGN generator using Box-Muller method , 2011, 2011 11th International Symposium on Communications & Information Technologies (ISCIT).

[5]  Shayan Srinivasa Garani,et al.  Efficient Coding Architectures for Reed–Solomon and Low-Density Parity-Check Decoders for Magnetic and Other Data Storage Systems , 2018, IEEE Transactions on Magnetics.

[6]  Byungyang Ahn.  A study on a high-speed Gaussian random number generator , 1996, Proceedings of APCCAS'96 - Asia Pacific Conference on Circuits and Systems.

[7]  Jean-Luc Danger,et al.  Efficient FPGA implementation of Gaussian noise generator for communication channel emulation , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).