A 99.43% Energy Saving Switching Scheme with Asymmetric Binary Search Algorithm for SAR ADCs

In this paper, a low-energy switching scheme based on the asymmetric binary search algorithm for successive approximation register (SAR) analog-to-digital converters (ADCs) is proposed. To reduce switching energy and area, the proposed scheme uses the single-side switching method and the least significant bit (LSB) capacitor is split into two one-half unit capacitors. Using the series capacitance scheme, the capacitance mismatch caused by process deviation is effectively improved. Compared with the conventional switching method, the switching energy of this scheme is decreased by 99.43% and the area is saved by 87.2%. MATLAB simulation results show that this scheme also has a low nonlinearity that the maximum differential nonlinearity is only 0.37 LSB and the maximum integral nonlinearity is only 0.43 LSB.

[1]  Qingshan Yang,et al.  A 16.4 nW, Sub-1 V, Resistor-Less Voltage Reference with BJT Voltage Divider , 2018, J. Circuits Syst. Comput..

[2]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[3]  Ying-Khai Teh,et al.  Analysis and Design of a Thermoelectric Energy Harvesting System With Reconfigurable Array of Thermoelectric Generators for IoT Applications , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Shubin Liu,et al.  A highly energy-efficient, highly area-efficient capacitance multiplexing switching scheme for SAR ADC , 2018 .

[5]  Hualian Tang,et al.  A 99.8% Energy-Reduced Two-Stage Mixed Switching Scheme for SAR ADC Without Reset Energy , 2019, Circuits Syst. Signal Process..

[6]  Zhangming Zhu,et al.  V CM -based monotonic capacitor switching scheme for SAR ADC , 2013 .

[7]  Niansong Mei,et al.  Resistorless Frequency Locked On-Chip Oscillator with Proportional-to-Absolute Temperature References , 2019, J. Circuits Syst. Comput..

[8]  Yawen Chen,et al.  Low-Power High-Linearity Switching Procedure for Charge-Redistribution SAR ADC , 2017, Circuits Syst. Signal Process..

[9]  Nan Sun,et al.  A Second-Order Noise-Shaping SAR ADC With Passive Integrator and Tri-Level Voting , 2019, IEEE Journal of Solid-State Circuits.

[10]  Ata Khorami,et al.  Low-power bottom-plate sampling capacitor-splitting DAC for SAR ADCs , 2016 .

[11]  Jian Su,et al.  Energy-efficient capacitor-splitting DAC scheme with high accuracy for SAR ADCs , 2015 .

[12]  Yvonne Y. H. Lam,et al.  Low-energy and area-efficient tri-level switching scheme for SAR ADC , 2012 .

[13]  V. Chaturvedi,et al.  Energy efficient asymmetric binary search switching technique for SAR ADC , 2010 .

[14]  Brian P. Ginsburg,et al.  An energy-efficient charge recycling approach for a SAR converter with capacitive DAC , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[15]  Zhaofeng Zhang,et al.  Low-Energy Switching Method Based on Asymmetric Binary Search Algorithm for SAR ADCs , 2020, J. Circuits Syst. Comput..