Efficiency of Low Power Circuit Techniques in a 65 nm SOI-Process