Low power CMOS preamplifier for neural recording applications

A fully-differential bandpass CMOS (complementary metal oxide semiconductor) preamplifier for extracellular neural recording is presented. The capacitive-coupled and capacitive-feedback topology is adopted. The preamplifier has a midband gain of 20.4 dB and a DC gain of 0. The −3 dB upper cut-off frequency of the preamplifier is 6.7 kHz. The lower cut-off frequency can be adjusted for amplifying the field or action potentials located in different bands. It has an input-referred noise of 8.2 μVrms integrated from 0.15 Hz to 6.7 kHz for recording the local field potentials and the mixed neural spikes with a power dissipation of 23.1 μW from a 3.3 V supply. A bandgap reference circuitry is also designed for providing the biasing voltage and current. The 0.22 mm2 prototype chip, including the preamplifier and its biasing circuitry, is fabricated in the 0.35-μm N-well CMOS 2P4M process.

[1]  Craig T. Nordhausen,et al.  Single unit recording capabilities of a 100 microelectrode array , 1996, Brain Research.

[2]  K. Wise,et al.  An implantable multielectrode array with on-chip signal processing , 1986 .

[3]  Moo Sung Chae,et al.  Design Optimization for Integrated Neural Recording Systems , 2008, IEEE Journal of Solid-State Circuits.

[4]  Qing Bai,et al.  A high-yield microassembly structure for three-dimensional microelectrode arrays , 2000, IEEE Transactions on Biomedical Engineering.

[5]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[6]  Jon A. Mukand,et al.  Neuronal ensemble control of prosthetic devices by a human with tetraplegia , 2006, Nature.

[7]  R. R. Harrison,et al.  A low-power low-noise CMOS amplifier for neural recording applications , 2003, IEEE J. Solid State Circuits.

[8]  J.C. Principe,et al.  A bio-amplifier with pulse output , 2004, The 26th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[9]  R. Olsson,et al.  A three-dimensional neural recording microsystem with implantable data compression circuitry , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[10]  Berj L. Bardakjian,et al.  256-Channel Neural Recording Microsystem with On-Chip 3D Electrodes , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  Miguel A. L. Nicolelis,et al.  Brain–machine interfaces: past, present and future , 2006, Trends in Neurosciences.

[12]  Wang Zhigong,et al.  A Single-Chip and Low-Power CMOS Amplifier for Neural Signal Detection , 2006 .

[13]  K. Najafi,et al.  A battery-powered 8-channel wireless FM IC for biopotential recording applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[14]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[15]  Chen Hongda,et al.  Simulation of a Monolithic Integrated CMOS Preamplifier for Neural Recordings , 2005 .

[16]  J. W. Haslett,et al.  Subthreshold analysis of an MOS analog switch , 1997 .

[17]  Amir M. Sodagar,et al.  A Fully Integrated Mixed-Signal Neural Processor for Implantable Multichannel Cortical Recording , 2007, IEEE Transactions on Biomedical Engineering.

[18]  Y. Nemirovsky,et al.  1/f noise in CMOS transistors for analog applications , 2001 .

[19]  R.R. Harrison,et al.  A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System , 2006, IEEE Journal of Solid-State Circuits.

[20]  Timothy Denison,et al.  Integrated circuit amplifiers for multi-electrode intracortical recording , 2009, Journal of neural engineering.