Short-Channel Performance Improvement by Raised Source/Drain Extensions With Thin Spacers in Trigate Silicon Nanowire MOSFETs

We investigate the short-channel performance of trigate silicon nanowire transistors. Drain-induced barrier lowering at a gate length of 25 nm is strongly suppressed by reducing the nanowire width (WNW) down to 10 nm. We found that the parasitic resistance (RSD) of nanowire transistors is dominated by nanowire-shaped source/drain (S/D) regions under the gate spacer whose resistivity is higher than that in wider regions. We succeeded in significant reduction by raised S/D with thin gate spacer whose width is 10 nm. Although the parasitic capacitance (Cpara) increases by spacer thinning, Cpara increase is much smaller than RSD reduction, and great performance improvement is obtained for a WNW of less than 15 nm.

[1]  E.J. Nowak,et al.  The effective drive current in CMOS inverters , 2002, Digest. International Electron Devices Meeting,.

[2]  G. Cohen,et al.  High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[3]  S. Laux,et al.  Nanowire metal-oxide-semiconductor field effect transistor with doped epitaxial contacts for source and drain , 2007 .

[4]  Atomistic modeling of impurity ion implantation in ultra-thin-body Si devices , 2008, 2008 IEEE International Electron Devices Meeting.

[5]  A. Hikavyy,et al.  Highly manufacturable FinFETs with sub-10nm fin width and high aspect ratio fabricated with immersion lithography , 2007, 2007 IEEE Symposium on VLSI Technology.

[6]  E. Tutuc,et al.  Dual-gate silicon nanowire transistors with nickel silicide contacts , 2006, 2006 International Electron Devices Meeting.

[7]  Rita Rooyackers,et al.  Multi-gate devices for the 32 nm technology node and beyond: Challenges for Selective Epitaxial Growth , 2008 .

[8]  B. Ryu,et al.  Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires , 2006, 2006 International Electron Devices Meeting.

[9]  Chang-Yun Chang,et al.  Impact of Fringe Capacitance on the Performance of Nanoscale FinFETs , 2010, IEEE Electron Device Letters.

[10]  Minimization of specific contact resistance in multiple gate NFETs by selective epitaxial growth of Si in the HDD regions , 2006 .

[11]  B. Yang,et al.  FinFET performance advantage at 22nm: An AC perspective , 2008, 2008 Symposium on VLSI Technology.

[12]  K. Yahashi,et al.  Sidewall transfer process and selective gate sidewall spacer formation technology for sub-15nm finfet with elevated source/drain extension , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[13]  K. Endo,et al.  Fluctuation Analysis of Parasitic Resistance in FinFETs With Scaled Fin Thickness , 2009, IEEE Electron Device Letters.