FPGA Interconnect Delay Fault Testing
暂无分享,去创建一个
[1] Hideo Ito,et al. Testing the logic cells and interconnect resources for FPGAs , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).
[3] Yervant Zorian,et al. Different experiments in test generation for XILINX FPGAs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[4] Anurag Tiwari,et al. Hardware/software co-debugging for reconfigurable computing , 2000, Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786).
[5] Yervant Zorian,et al. Test of RAM-based FPGA: methodology and application to the interconnect , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).
[6] Charles E. Stroud,et al. BIST-Based Delay-Fault Testing in FPGAs , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).
[7] Sying-Jyan Wang,et al. Testing and diagnosis of interconnect structures in FPGAs , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).
[8] Ping Chen,et al. Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.
[9] Premachandran R. Menon,et al. BIST-based delay path testing in FPGA architectures , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[10] Fabrizio Lombardi,et al. An approach for testing programmable/configurable field programmable gate arrays , 1996, Proceedings of 14th VLSI Test Symposium.
[11] Hideo Fujiwara,et al. A test methodology for interconnect structures of LUT-based FPGAs , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).
[12] Jian Xu,et al. Design and implementation of a parity-based BIST scheme for FPGA global interconnects , 2001, Canadian Conference on Electrical and Computer Engineering 2001. Conference Proceedings (Cat. No.01TH8555).
[13] Yervant Zorian,et al. Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..
[14] Andrzej Krasniewski. Testing FPGA delay faults in the system environment is very different from "ordinary" delay fault testing , 2001, Proceedings Seventh International On-Line Testing Workshop.
[15] Wayne M. Needham,et al. High volume microprocessor test escapes, an analysis of defects our tests are missing , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).