Single-Phase Multilevel PWM Inverter Topologies Using Coupled Inductors

The number of voltage levels available in pulsewidth modulation (PWM) voltage source inverters can be increased by using a split-wound coupled inductor within each inverter leg and interleaved PWM switching of the upper and lower switches. The magnetizing inductance of the symmetrical split-wound inductor filters the high-frequency PWM voltage differences between the upper and lower switches. The same inductor presents a three-level PWM voltage at the inverter output terminals, with the winding leakage inductance being located in series with the low-frequency output current. Deadtime PWM signal delays can be reduced as DC-rail short circuits are not possible: as a result, the quality and voltage range of the PWM output is improved. Since the inductor windings are technically exposed to high-frequency PWM AC voltages with no DC components, device voltage drops help to reduce the buildup of winding DC currents. Theoretical analysis and a sample design case are presented to illustrate how to design suitable inductors for the various topologies. Simulation and experimental results are used to illustrate the operation of the proposed inverter structures.

[1]  Yoshihiro Murai,et al.  Waveform Distortion and Correction Circuit for PWM Inverters with Switching Lag-Times , 1987, IEEE Transactions on Industry Applications.

[2]  P. N. Tekwani,et al.  A Reduced-Switch-Count Five-Level Inverter With Common-Mode Voltage Elimination for an Open-End Winding Induction Motor Drive , 2007, IEEE Transactions on Industrial Electronics.

[3]  Russel J. Kerkman,et al.  Current regulator instabilities on parallel voltage source inverters , 1997, IAS '97. Conference Record of the 1997 IEEE Industry Applications Conference Thirty-Second IAS Annual Meeting.

[4]  H.-W. Lee,et al.  Generalised steady-state analysis of multiphase interleaved boost converter with coupled inductors , 2005 .

[5]  Tsai-Fu Wu,et al.  A single-stage fast regulator with PFC based on an asymmetrical half-bridge topology , 2005, IEEE Transactions on Industrial Electronics.

[6]  Seung-Ki Sul,et al.  Inverter output voltage synthesis using novel dead time compensation , 1996 .

[7]  Hyun-Soo Kim,et al.  On-line dead-time compensation method using disturbance observer , 2003 .

[8]  C. Y. Yen,et al.  A multimodule parallelable series-connected PWM voltage regulator , 2001, IEEE Trans. Ind. Electron..

[9]  Keiju Matsui,et al.  Application of parallel connected NPC-PWM inverters with multilevel modulation for AC motor drive , 2000 .

[10]  O. Garcia,et al.  Automotive DC-DC bidirectional converter made with many interleaved buck stages , 2006, IEEE Transactions on Power Electronics.

[11]  K. Matsui,et al.  A pulsewidth-modulated inverter with parallel connected transistors using current-sharing reactors , 1993 .

[12]  T. Martire,et al.  Optimization of the Supply Voltage System in Interleaved Converters Using Intercell Transformers , 2007, IEEE Transactions on Power Electronics.

[13]  T.-P. Chen,et al.  Circulating zero-sequence current control of parallel three-phase inverters , 2006 .

[14]  Fred C. Lee,et al.  Interleaved PWM with discontinuous space-vector modulation , 1999 .

[15]  Dushan Boroyevich,et al.  Control of circulating current in two parallel three-phase boost rectifiers , 2002 .

[16]  Seung-Gi Jeong,et al.  The analysis and compensation of dead-time effects in PWM inverters , 1991 .

[17]  F.C. Lee,et al.  Small Signal Modeling of A High Bandwidth Voltage Regulator Using Coupled Inductors , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[18]  F.C. Lee,et al.  A novel winding-coupled buck converter for high-frequency, high-step-down DC-DC conversion , 2005, IEEE Transactions on Power Electronics.

[19]  Keiju Matsui,et al.  Parallel-connections of pulsewidth modulated inverters using current sharing reactors , 1995 .

[20]  Po-Wa Lee,et al.  Steady-state analysis of an interleaved boost converter with coupled inductors , 2000, IEEE Trans. Ind. Electron..

[21]  A.M. Khambadkone,et al.  Analysis and Implementation of a High Efficiency, Interleaved Current-Fed Full Bridge Converter for Fuel Cell System , 2007, IEEE Transactions on Power Electronics.