A Flexible Bit-Pattern Associative Router for Interconnection Networks
暂无分享,去创建一个
Stamatis Vassiliadis | José G. Delgado-Frias | Douglas H. Summerville | S. Vassiliadis | D. Summerville | J. Delgado-Frías
[1] David Smitley,et al. Hnet: A High-performance Network Evaluation Testbed , 1992, ICPP.
[2] W. G. P. Mooij. Architecture of a Communication Network Processor , 1989, PARLE.
[3] Frank Thomson Leighton,et al. Average case analysis of greedy routing algorithms on arrays , 1990, SPAA '90.
[4] Stamatis Vassiliadis,et al. Flexible oblivious router architecture , 1995, IBM J. Res. Dev..
[5] Stamatis Vassiliadis,et al. A high performance pattern associative oblivious router for tree topologies , 1994, Proceedings of 8th International Parallel Processing Symposium.
[6] Ellis Horowitz,et al. The Binary Tree as an Interconnection Network: Applications to Multiprocessor Systems and VLSI , 1981, IEEE Transactions on Computers.
[7] Umberto Villano,et al. Transputers and parallel architectures: message-passing distributed systems , 1991 .
[8] Lionel M. Ni,et al. The turn model for adaptive routing , 1998, ISCA '98.
[9] Lionel M. Ni,et al. The Twisted N-Cube with Application to Multiprocessing , 1991, IEEE Trans. Computers.
[10] José G. Delgado-Frias,et al. A VLSI CAM-based flexible oblivious router for multiprocessor interconnection networks , 1994, Proceedings of 4th Great Lakes Symposium on VLSI.
[11] Charles L. Seitz,et al. The cosmic cube , 1985, CACM.
[12] Jan van Leeuwen,et al. Interval Routing , 1987, Computer/law journal.