Automatic Generation of Invariants in Processor Verification
暂无分享,去创建一个
[1] Zohar Manna,et al. The deductive foundations of computer programming - a one-volume version of "The logical basis for computer programming" , 1993 .
[2] David L. Dill,et al. Validity Checking for Combinations of Theories with Equality , 1996, FMCAD.
[3] M. Gordon,et al. PROVING A COMPUTER CORRECT IN HIGHER ORDER LOGIC , 1986 .
[4] Sérgio Vale Aguiar Campos,et al. Symbolic Model Checking , 1993, CAV.
[5] Zohar Manna,et al. Temporal Verification of Reactive Systems , 1995, Springer New York.
[6] Edward Y. Chang,et al. STeP: The Stanford Temporal Prover , 1995, TAPSOFT.
[7] Mark Bickford,et al. Formal verification of a pipelined microprocessor , 1990, IEEE Software.
[8] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[9] Edmund M. Clarke,et al. Symbolic Model Checking: 10^20 States and Beyond , 1990, Inf. Comput..
[10] David L. Dill,et al. Automatic verification of Pipelined Microprocessor Control , 1994, CAV.
[11] Todd Alan Cook. Instruction set architecture specification , 1993 .
[12] David Cyrluk,et al. Microprocessor Verification in PVS - A Methodology and Simple Example , 1993 .
[13] David L. Dill,et al. Efficient validity checking for processor verification , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[14] Stephen J. Garland,et al. Using transformations and verification in circuit design , 1992, Formal Methods Syst. Des..
[15] Hassen Saïdi,et al. Powerful Techniques for the Automatic Generation of Invariants , 1996, CAV.
[16] Avra Cohn,et al. A Proof of Correctness of the Viper Microprocessor: The First Level , 1988 .
[17] Zohar Manna,et al. Temporal verification of reactive systems - safety , 1995 .
[18] Greg Nelson,et al. Simplification by Cooperating Decision Procedures , 1979, TOPL.