iHARP: a multiple instruction issue processor

Recently, multiple instruction issue architectures have attempted to improve processor performance by fetching and dispatching more than one instruction in each processor cycle. This paper describes iHARP, a multiple instruction issue processor chip, which is currently being developed at Hatfield Polytechnic. The objective of the HARP project is to develop a processor which will execute nonnumeric programs at a sustained rate in excess of two instructions per processor cycle. This paper emphasises the distinctive hardware features which have been incorporated into the iHARP chip to achieve this goal.

[1]  Rod Adams,et al.  A parallel pipelined processor with conditional instruction execution , 1991, CARN.

[2]  B. Ramakrishna Rau,et al.  The Cydra 5 departmental supercomputer: design philosophies, decisions, and trade-offs , 1989, Computer.

[3]  Faye A. Briggs,et al.  The floating point performance of a superscalar SPARC processor , 1991, ASPLOS IV.

[4]  G. B. Steven,et al.  Utilising low level parallelism in general purpose code: the HARP project , 1990 .

[5]  Dick Pountain.  The transputer strikes back , 1991 .

[6]  Stephen B. Furber,et al.  VLSI Risc Architecture and Organization , 1989 .

[7]  H. T. Kung,et al.  The Warp Computer: Architecture, Implementation, and Performance , 1987, IEEE Transactions on Computers.

[8]  Joseph A. Fisher,et al.  Trace Scheduling: A Technique for Global Microcode Compaction , 1981, IEEE Transactions on Computers.

[9]  Gerry Kane,et al.  MIPS RISC Architecture , 1987 .

[10]  Ruby B. Lee.  Precision architecture , 1989, Computer.

[11]  David R. Ditzel,et al.  An analysis of MIPS and SPARC instruction set utilization on the SPEC benchmarks , 1991, ASPLOS IV.

[12]  Mike Johnson.  System Considerations in the Design of the Am29000 , 1987, IEEE Micro.

[13]  James Sutton,et al.  iWarp: a 100-MOPS, LIW microprocessor for multicomputers , 1991, IEEE Micro.

[14]  Mark Horowitz,et al.  Architectural tradeoffs in the design of MIPS-X , 1987, ISCA '87.

[15]  Gordon B. Steven,et al.  HARP: A parallel pipelined RISC processor , 1989, Microprocess. Microsystems.

[16]  S. M. Hitchcock,et al.  SPARC: architecture to implementations , 1990, Microprocess. Microsystems.

[17]  Gordon B. Steven.  A novel effective address calculation mechanism for RISC microprocessors , 1988, CARN.

[18]  Richard R. Oehler,et al.  RISC System/6000 processor architecture , 1990 .

[19]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .