A 1 GHz decimation filter for Sigma-Delta ADC

This paper presents the implementation of a high-speed decimation filter operating at Giga Hertz that is suitable for high-speed Delta-Sigma analog-to-digital converters. The filter is realized in a non-recursive architecture using a novel full adder and D flip-flop. The filter has been implemented in a 0.18 mum/ 1.8 V CMOS technology for a decimation factor of 4. The operation frequency is 1 GHz and the power consumption of I and Q filters are 6 mW and 4 mW, respectively.

[1]  E. Hogenauer,et al.  An economical class of digital filters for decimation and interpolation , 1981 .

[2]  Daeik D. Kim,et al.  A 1.4G samples/sec comb filter design for decimation of sigma-delta modulator output , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  M. Mokhtari,et al.  A 1.3-GHz IF digitizer using a 4/sup th/-order continuous-time bandpass /spl Delta//spl Sigma/ modulator , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[4]  H. Aboushady,et al.  Efficient polyphase decomposition of comb decimation filters in /spl Sigma//spl utri/ analog-to-digital converters , 2001 .

[5]  Yong Lian,et al.  A high-speed low-power D flip-flop , 2005, 2005 6th International Conference on ASIC.

[6]  Yong Lian,et al.  A 250 MHz CMOS Bandpass Delta Sigma Modulator Using Continuous-Time Resonator Structure ( Short Paper ) , .

[7]  Kazuo Yano,et al.  Multi-level pass-transistor logic for low-power ULSIs , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[8]  James C. Candy,et al.  Decimation for Sigma Delta Modulation , 1986, IEEE Trans. Commun..

[9]  P. Asbeck,et al.  Bandpass delta-sigma modulator with 800 MHz center frequency , 1997, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997.

[10]  Wei Hwang,et al.  Design and implementation of differential cascode voltage switch with pass-gate (DCVSPG) logic for high-performance digital systems , 1997 .

[11]  Mohamed I. Elmasry,et al.  A programmable power-efficient decimation filter for software radios , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[12]  S.R. Whiteley,et al.  High-speed decimation filter for delta-sigma analog-to-digital converter , 1999, IEEE Transactions on Applied Superconductivity.

[13]  William Martin Snelgrove,et al.  A 950-MHz IF second-order integrated LC bandpass delta-sigma modulator , 1998 .

[14]  P.J. Crawley,et al.  A 16-bit 250-kHz delta-sigma modulator and decimation filter , 2000, IEEE Journal of Solid-State Circuits.

[15]  Yong Lian,et al.  A 1GHz CMOS fourth-order continuous-time bandpass sigma delta modulator for RF receiver front end A/D conversion , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[16]  H. Aboushady,et al.  EFFICIENT POLYPHASE DECOMPOSITION OF COMB DECIMATION FILTERS , 2022 .

[17]  W. Martin Snelgrove,et al.  On the design of a fourth-order continuous-time LC delta-sigma modulator for UHF A/D conversion , 2000 .

[18]  Hannu Tenhunen,et al.  A fifth-order comb decimation filter for multi-standard transceiver applications , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).