The implementation of 100MHz data acquisition based on FPGA
暂无分享,去创建一个
[1] Jonathan Rose,et al. The Transmogrifier-2: a 1 million gate rapid-prototyping system , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[2] Zeljko Zilic,et al. A Multiple-Valued Reed-Muller Transform for Incompletely Specified Functions , 1995, IEEE Trans. Computers.
[3] R. L. Trapp. Automated Intrapulse RF Data Acquisition , 1981 .
[4] Zeljko Zilic,et al. Multiple-valued logic in FPGAs , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.
[5] C.M.B.A. Correia,et al. Innovative high-speed data acquisition architecture , 2000, 2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149).
[6] Guy Lemieux,et al. The NUMAchine multiprocessor , 2000, Proceedings 2000 International Conference on Parallel Processing.
[7] Jonathan Rose,et al. Optimization of field-programmable gate array logic block architecture for speed , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.