Comparative study of NBTI as a function of Si film orientation and thickness in SOI pMOSFETs

Abstract Negative bias temperature instability of SOI pMOSFET is investigated as a function of Si film orientation and film thickness. It is observed that NBTI induced threshold voltage shift is bigger for (1 1 0) MOSFETs in comparison to (1 0 0) MOSFETs and it decreases with the decrease of Si film thickness. The possible reason for less degradation of thinner Si film devices is explained by the small gate current due to low oxide field. The activation energy is independent on Si film orientation. The dependence of recovery behavior on the Si film orientation is studied by comparing of a conventional stress-measurement-stress technique with un-interrupted stress technique. It is also observed that the NBTI effect is underestimated and the recovery phenomenon is more profound in (1 1 0) MOSFETs.

[1]  S. Mahapatra,et al.  A new observation of enhanced bias temperature instability in thin gate oxide p-MOSFETs , 2003, IEEE International Electron Devices Meeting 2003.

[2]  G. Ribes,et al.  Interface traps and oxide traps under NBTI and PBTI in advanced CMOS technology with a 2nm gate-oxide , 2003, IEEE International Integrated Reliability Workshop Final Report, 2003.

[3]  Masumi Saitoh,et al.  Superior mobility characteristics in [110]-oriented ultra thin body pMOSFETs with SOI thickness less than 6 nm , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[4]  O. Faynot,et al.  Multiple gate devices: advantages and challenges , 2005 .

[5]  E. Murakami,et al.  Modeling of NBTI degradation and its impact on electric field dependence of the lifetime , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[6]  V. Huard,et al.  Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in PMOS transistors , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[7]  S. Horiguchi,et al.  Quantum-mechanical effects on the threshold voltage of ultrathin-SOI nMOSFETs , 1993, IEEE Electron Device Letters.

[8]  Won-Ju Cho,et al.  Fabrication of 50-nm gate SOI n-MOSFETs using novel plasma-doping technique , 2004 .

[9]  P. Nicollian,et al.  Material dependence of hydrogen diffusion: implications for NBTI degradation , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[10]  S.T. Liu,et al.  NBTI in SOI p-channel MOS field effect transistors , 2005, 2005 IEEE International Integrated Reliability Workshop.

[11]  J. Yugami,et al.  Evidence for bulk trap generation during NBTI phenomenon in pMOSFETs with ultrathin SiON gate dielectrics , 2006, IEEE Transactions on Electron Devices.

[12]  R. Jammy,et al.  A comparative study of NBTI as a function of Si substrate orientation and gate dielectrics (SiON and SiON/HfO/sub 2/) , 2005, IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech)..

[13]  L. Selmi,et al.  Low field mobility of ultra-thin SOI N- and P-MOSFETs: Measurements and implications on the performance of ultra-short MOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[14]  T. Ohguro,et al.  1.5-nm gate oxide CMOS on [110] surface-oriented Si substrate , 2003 .