Latch-up in a BiCMOS technology

The presence of active bipolar transistors in a BiCMOS technology increases the latchup susceptibility compared to pure CMOS processes, due to the injection of carriers in the substrate when the device is switched into saturation. The firing of the parasitic thyristor due to transient forward signals on a diode and the influence of the active bipolar transistors on this firing are examined. It is shown that the use of a buried layer in the well, which is also the highly doped part of the collector of the active transistor, results in a strong increase of the latchup hardness. both transient and DC latchup have been investigated, and a good agreement between measured and simulated values is obtained by the use of a lumped model.<<ETX>>

[1]  A. Mohsen,et al.  Characterization and modeling of transient latchup in CHMOS technology , 1983, 1983 International Electron Devices Meeting.

[2]  J.S. Park,et al.  Forward-voltage capacitance and thickness of p-n junction space-charge regions , 1987, IEEE Transactions on Electron Devices.

[3]  F. Walczyk,et al.  A merged CMOS/bipolar VLSI process , 1983, 1983 International Electron Devices Meeting.

[4]  T. Ohzone,et al.  The dynamics of latchup turn-on behavior in scaled CMOS , 1985, IEEE Transactions on Electron Devices.

[5]  H. C. Poon,et al.  An integral charge control model of bipolar transistors , 1970, Bell Syst. Tech. J..

[6]  Robert Mertens,et al.  Parasitic lateral bipolar transistors in CMOS , 1989 .