A 12-GHz silicon bipolar dual-conversion receiver for digital satellite applications

A 12-GHz monolithic silicon bipolar receiver for digital video broadcasting via satellite (DVB-S) is presented. The receiver is based on a dual-conversion superheterodyne architecture that employs a single LO integrated in the same die. To comply with the stringent LO phase noise requirement of -101 dBc/Hz at 100 kHz offset from the carrier, an innovative VCO topology, based on a three-layer monolithic transformer, was used. The VCO exhibits a phase noise of -102 dBc/Hz at 100 kHz offset from a 5.3-GHz carrier and a 1.1-GHz tuning range. At 12 GHz, the conversion gain is 33.6 dB, the single-sideband noise figure is 5.9 dB and the output IP3 is +16 dBm. This work reports the first 12-GHz DVB-S monolithic receiver integrated in a low-cost silicon bipolar technology.

[1]  R. Weigel,et al.  A fully integrated VCO at 2 GHz , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[2]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[3]  Salvatore Levantino,et al.  A -94 dBc/Hz@100 kHz, fully-integrated, 5-GHz, CMOS VCO with 18% tuning range for Bluetooth applications , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[4]  Donald Y. C. Lie,et al.  Phase noise analysis of fully-integrated digitally-tuned wideband Si/SiGe BiCMOS VCOs , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.

[5]  Robert G. Meyer,et al.  A 1-GHz BiCMOS RF front-end IC , 1994, IEEE J. Solid State Circuits.

[6]  T.H. Lee,et al.  Oscillator phase noise: a tutorial , 1999, IEEE Journal of Solid-State Circuits.

[7]  G. Palmisano,et al.  A 12GHz silicon bipolar receiver for digital satellite applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[8]  Peter R. Kinget,et al.  Integrated GHz Voltage Controlled Oscillators , 1999 .

[9]  R. A. Hadaway,et al.  Monolithic transformers for silicon RF IC design , 1998, Proceedings of the 1998 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.98CH36198).

[10]  Chih-Ming Hung,et al.  Fully integrated 5.35-GHz CMOS VCOs and prescalers , 2000 .

[11]  Qiuting Huang.  Phase noise to carrier ratio in LC oscillators , 2000 .

[12]  J. L. Showell,et al.  A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design , 1997 .

[13]  M. Steyaert,et al.  A fully integrated CMOS DCS-1800 frequency synthesizer , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[14]  Robert G. Meyer,et al.  Frequency limitations of a conventional phase-frequency detector , 1990 .

[15]  M. Soyuer,et al.  A fully-monolithic SiGe differential voltage-controlled oscillator for 5 GHz wireless applications , 2000, 2000 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium Digest of Papers (Cat. No.00CH37096).

[16]  Byungdu Oh,et al.  Low noise 5 GHz differential VCO using InGaP/GaAs HBT technology , 2003, IEEE Microwave and Wireless Components Letters.

[17]  Giuseppe Palmisano,et al.  Noise figure and impedance matching in RF cascode amplifiers , 1999 .

[18]  Y. Konishi,et al.  Satellite receiver technologies , 1988 .

[19]  Sorin P. Voinigescu,et al.  A scalable high frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design , 1996, Proceedings of the 1996 BIPOLAR/BiCMOS Circuits and Technology Meeting.

[20]  Chih-Ming Hung,et al.  High-Q capacitors implemented in a CMOS process for low-power wireless applications , 1998 .