On the Timing Uncertainty in Delay-Line-based Time Measurement Applications Targeting FPGAs
暂无分享,去创建一个
[1] M. Boukadoum,et al. Low Dead Time, Multi-hit FPGA-Based Time-to-Digital Converter , 2006, 2006 IEEE North-East Workshop on Circuits and Systems.
[2] J. Kalisz,et al. Field-programmable-gate-array-based time-to-digital converter with 200-ps resolution , 1997 .
[3] Jinyuan Wu,et al. Firmware-only implementation of time-to-digital converter (TDC) in field-programmable gate array (FPGA) , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).
[4] Gordon W. Roberts,et al. A jitter characterization system using a component-invariant Vernier delay line , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Sani R. Nassif,et al. Modeling and analysis of manufacturing variations , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).
[6] Bo Zhou,et al. Measurement of delay mismatch due to process variations by means of modified ring oscillators , 2005, 2005 IEEE International Symposium on Circuits and Systems.