A simulation study for very low power 5 GHz CMOS voltage-controlled oscillators and frequency dividers

Capability of a deep sub-micron bulk CMOS process for low power RF applications is investigated. Very low power 5 GHz voltage-controlled oscillator and 2:1 frequency divider simulations are presented using a 0.18 /spl mu/m bulk CMOS process. The VCO uses NMOS varactors and tunes between 4.9 GHz and 6.1 GHz with a phase noise of 108.5 dBc/Hz at 1 MHz offset while drawing 490 /spl mu/A from a 1.8 V power supply. The 2:1 frequency divider is operational up to 6.7 GHz with only 100-mV peak input signal level. Divider operates with a 1-V power supply drawing only 670 /spl mu/A.

[1]  K.A. Jenkins,et al.  A 26.5 GHz silicon MOSFET 2:1 dynamic frequency divider , 2000, IEEE Microwave and Guided Wave Letters.

[2]  N. Krishnapura,et al.  A 5.3-GHz programmable divider for HiPerLAN in 0.25-/spl mu/m CMOS , 2000, IEEE Journal of Solid-State Circuits.

[3]  A.A. Abidi,et al.  Power-conscious design of wireless circuits and systems , 2000, Proceedings of the IEEE.

[4]  A.H. Mostafa,et al.  A fully integrated sub-1 V 4 GHz CMOS VCO, and a 10.5 GHz oscillator , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[5]  P. Andreani,et al.  On the use of MOS varactors in RF VCOs , 2000, IEEE Journal of Solid-State Circuits.