Partial scan delay fault testing of asynchronous circuits

Asynchronous circuits operate correctly only under timing assumptions. Hence testing those circuits for delay faults is crucial. The paper describes a three step method to detect possible delay faults in a sequential asynchronous circuit. The delays that are to be tested must be provided by the synthesis system. By using this information a set of paths in the circuit that must be tested is identified (step 1). For these paths the circuit is made acyclic by inserting at least one scan latch in every cycle (step 2). Then test patterns are generated for these paths (step 3). These test patterns consist of setup and initialization vectors and the final test vector. We provide effective procedures to solve both the initialization and the test pattern generation problem. The latter problem is solved by reduction to a classical problem of stuck-at test pattern generation for a related combinational circuit. Finally, a heuristic is proposed to determine which state variables must become part of a scan chain, or for which input variables the positive and negative phase must be driven independently in test mode. Experimental results shows that a high level of path delay fault testability can be achieved with partial scan.

[1]  Robert K. Brayton,et al.  Delay Fault Coverage and Performance Tradeoffs , 1993, 30th ACM/IEEE Design Automation Conference.

[2]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[3]  Jens Sparsø,et al.  Delay-insensitive multi-ring structures , 1993, Integr..

[4]  Marly Roncken,et al.  Optimal scan for pipelined testing: an asynchronous foundation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[5]  S. M. Reddy,et al.  On the design of path delay fault testable combinational circuits , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.

[6]  Luciano Lavagno,et al.  Synthesis for testability techniques for asynchronous circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Luciano Lavagno,et al.  Algorithms for Synthesis and Testing of Asynchronous Circuits , 1993 .

[8]  Alian J. Martin,et al.  Testing delay-insensitive circuits , 1991 .

[9]  Srimat T. Chakradhar,et al.  Synchronous test generation model for asynchronous circuits , 1996, Proceedings of 9th International Conference on VLSI Design.

[10]  Luciano Lavagno,et al.  Testing redundant asynchronous circuits by variable phase splitting , 1994, EURO-DAC '94.

[11]  Ran Ginosar,et al.  An Efficient Implementation of Boolean Functions as Self-Timed Circuits , 1992, IEEE Trans. Computers.

[12]  Melvin A. Breuer,et al.  Procedures for Eliminating Static and Dynamic Hazards in Test Generation , 1974, IEEE Transactions on Computers.

[13]  S.M. Reddy,et al.  On determining scan flip-flops in partial-scan designs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[14]  Niraj K. Jha,et al.  Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Peter A. Beerel,et al.  Semi-modularity and self-diagnostic asynchronous circuits , 1991 .

[16]  Marly Roncken,et al.  Linear Test Times for Delay-Insensitive Circuits: a Compilation Strategy , 1993, Asynchronous Design Methodologies.

[17]  Marly Roncken,et al.  Test quality of asynchronous circuits: a defect-oriented evaluation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[18]  Robert K. Brayton,et al.  Equivalence of robust delay-fault and single stuck-fault test generation , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[19]  Kurt Keutzer,et al.  Synthesis of robust delay-fault-testable circuits: theory , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Steve Furber.  Computing without Clocks: Micropipelining the ARM Processor , 1995 .

[21]  Alain J. Martin.  Asynchronous datapaths and the design of an asynchronous adder , 1992, Formal Methods Syst. Des..

[22]  Alexandre Yakovlev,et al.  Basic Gate Implementation of Speed-Independendent Circuits , 1994, 31st Design Automation Conference.

[23]  Alain J. Martin.  Programming in VLSI: from communicating processes to delay-insensitive circuits , 1991 .

[24]  Vishwani D. Agrawal,et al.  A Simulation-Based Method for Generating Tests for Sequential Circuits , 1990, IEEE Trans. Computers.

[25]  Gaetano Borriello,et al.  Testing asynchronous circuits: A survey , 1995, Integr..

[26]  Teresa H. Y. Meng,et al.  Synthesis of timed asynchronous circuits , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[27]  Robert K. Brayton,et al.  Provably correct critical paths , 1989 .

[28]  Kees van Berkel,et al.  Handshake Circuits: An Asynchronous Architecture for VLSI Programming , 1993 .

[29]  Douglas B. Armstrong,et al.  Design of Asynchronous Circuits Assuming Unbounded Gate Delays , 1969, IEEE Transactions on Computers.

[30]  Jacob Savir,et al.  Random Pattern Testability of Delay Faults , 1988, IEEE Trans. Computers.

[31]  Peter A. Beerel,et al.  Automatic gate-level synthesis of speed-independent circuits , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[32]  K.-T. Cheng,et al.  A Partial Scan Method for Sequential Circuits with Feedback , 1990, IEEE Trans. Computers.

[33]  Luciano Lavagno,et al.  Synthesis for testability techniques for asynchronous circuits , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[34]  Jordi Cortadella,et al.  Automatic generation of synchronous test patterns for asynchronous circuits , 1997, DAC.