SIGMA: A simulator for segment delay faults
暂无分享,去创建一个
[1] Soumitra Bose,et al. Path delay fault simulation of sequential circuits , 1993, IEEE Trans. Very Large Scale Integr. Syst..
[2] Premachandran R. Menon,et al. Synthesis of Delay-Verifiable Combinational Circuits , 1995, IEEE Trans. Computers.
[3] Irith Pomeranz,et al. SPADES: a simulator for path delay faults in sequential circuits , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.
[4] Gordon L. Smith,et al. Model for Delay Faults Based upon Paths , 1985, ITC.
[5] Sudhakar M. Reddy,et al. On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Michael Pabst,et al. RESIST: a recursive test pattern generation algorithm for path delay faults , 1994, EURO-DAC '94.
[7] Irith Pomeranz,et al. An efficient non-enumerative method to estimate path delay fault coverage , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[8] Eric Lindbloom,et al. Transition Fault Simulation , 1987, IEEE Design & Test of Computers.
[9] Vishwani D. Agrawal,et al. An exact non-enumerative fault simulator for path-delay faults , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[10] John A. Waicukauski,et al. On computing the sizes of detected delay faults , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..