On the failure mechanism and current instabilities in RESURF type DeNMOS device under ESD conditions
暂无分享,去创建一个
[1] P.L. Hower,et al. Snapback and safe operating area of LDMOS transistors , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[2] C. Raynaud,et al. High voltage devices integration into advanced CMOS technologies , 2008, 2008 IEEE International Electron Devices Meeting.
[3] A. Chatterjee,et al. New physical insight and modeling of second breakdown (It/sub 2/) phenomenon in advanced esd protection devices , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[4] C. Duvvury,et al. Drain Extended NMOS High Current Behavior and ESD Protection Strategy for HV Applications in Sub-100nm CMOS Technologies , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.
[5] S. Bychikhin,et al. Effects of hot spot hopping and drain ballasting in integrated vertical DMOS devices under TLP stress , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.
[8] Maryam Shojaei Baghini,et al. A new physical insight and 3D device modeling of STI type denmos device failure under ESD conditions , 2009, 2009 IEEE International Reliability Physics Symposium.