A simple design methodology for increased ESD robustness of CMOS core cells
暂无分享,去创建一个
[1] C. Duvvury,et al. Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes , 1998 .
[2] C. Duvvury,et al. A simulation study of HBM failure in an internal clock buffer and the design issues for efficient power pin protection strategy , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).
[3] G. Notermans,et al. Pitfalls when correlating TLP, HBM and MM testing , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).
[4] C. Duvvury,et al. Design Methodology For Optimizing Gate Driven ESD Protection Circuits In Submicron Cmos Processes , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.
[5] Amitava Chatterjee,et al. Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flow , 1992 .
[6] M. Baird,et al. VerifyESD: a tool for efficient circuit level ESD simulations of mixed-signal ICs , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).
[7] R.M.D.A. Velghe,et al. The application of Transmission Line Pulse testing for the ESD analysis of integrated circuits , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.
[8] E. A. Amerasekera,et al. ESD in silicon integrated circuits , 1995 .
[9] T. Smedes,et al. Automatic layout based verification of electrostatic discharge paths , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.
[10] J.W. Miller,et al. Engineering the cascoded NMOS output buffer for maximum V/sub t1/ , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).
[11] Timothy J. Maloney,et al. Basic ESD and I/O Design , 1998 .