Fault-Aware Dependability Enhancement Techniques for Flash Memories
暂无分享,去创建一个
[1] Sheyang Ning. Advanced Bit Flip Concatenates BCH Code Demonstrates 0.93% Correctable BER and Faster Decoding on (36 864, 32 768) Emerging Memories , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.
[2] Peter M. Corcoran,et al. Detection and repair of flash-eye in handheld devices , 2014, 2014 IEEE International Conference on Consumer Electronics (ICCE).
[3] L. R. Hunt. Error Detecting and correcting Codes , 1975, Aust. Comput. J..
[4] Onur Mutlu,et al. Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives , 2017, Proceedings of the IEEE.
[5] Luigi Dilillo,et al. Refresh frequency reduction of data stored in SSDs based on A-timer and timestamps , 2017, 2017 22nd IEEE European Test Symposium (ETS).
[6] Jean Michel Portal,et al. An on-line testing scheme for repairing purposes in Flash memories , 2009, 2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.
[7] Jin-Fu Li,et al. Testing Disturbance Faults in Various NAND Flash Memories , 2014, J. Electron. Test..
[8] H. Aziza,et al. Reliability issues in flash memories: An on-line diagnosis and repair scheme for word line drivers , 2008, 2008 IEEE 14th International Mixed-Signals, Sensors, and Systems Test Workshop.
[9] Yiping Yang,et al. Reliability-Based ECC System for Adaptive Protection of NAND Flash Memories , 2015, 2015 Fifth International Conference on Communication Systems and Network Technologies.
[10] Liang Shi,et al. Minimizing Retention Induced Refresh Through Exploiting Process Variation of Flash Memory , 2019, IEEE Transactions on Computers.
[11] Neal R. Mielke,et al. Reliability of Solid-State Drives Based on NAND Flash Memory , 2017, Proceedings of the IEEE.
[12] Cheng-Wen Wu,et al. A built-in self-repair scheme for NOR-type flash memory , 2006, 24th IEEE VLSI Test Symposium.
[13] Yiran Chen,et al. DPA: A data pattern aware error prevention technique for NAND flash lifetime extension , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).
[14] Kewal K. Saluja,et al. Optimizing program disturb fault tests using defect-based testing , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[15] Cheng-Wen Wu,et al. An Adaptive-Rate Error Correction Scheme for NAND Flash Memory , 2009, 2009 27th IEEE VLSI Test Symposium.
[16] Osman S. Unsal,et al. Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).
[17] Evelina Lamma,et al. Characterization of TLC 3D-NAND Flash Endurance through Machine Learning for LDPC Code Rate Optimization , 2017, 2017 IEEE International Memory Workshop (IMW).
[18] Jen-Wei Hsieh,et al. Adaptive ECC Scheme for Hybrid SSD’s , 2015, IEEE Transactions on Computers.
[19] Shyue-Kung Lu,et al. Adaptive ECC Techniques for Yield and Reliability Enhancement of Flash Memories , 2016, 2016 IEEE 25th Asian Test Symposium (ATS).
[20] Rino Micheloni,et al. Non-Volatile Memories for Removable Media , 2009, Proceedings of the IEEE.
[21] Edwin Hsing-Mean Sha,et al. Retention Trimming for Lifetime Improvement of Flash Memory Storage Systems , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[22] Gyoyoung Jin,et al. Scaling and reliability of NAND flash devices , 2014, 2014 IEEE International Reliability Physics Symposium.
[23] Shuhei Tanakamaru,et al. Error-Prediction LDPC and Error-Recovery Schemes for Highly Reliable Solid-State Drives (SSDs) , 2013, IEEE Journal of Solid-State Circuits.
[24] G. David Forney,et al. On decoding BCH codes , 1965, IEEE Trans. Inf. Theory.
[25] Jongsun Park,et al. Reconfigurable ECC for adaptive protection of memory , 2013, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS).
[26] Cheng-Wen Wu,et al. Built-In Self-Repair Schemes for Flash Memories , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[27] Jen-Chieh Yeh,et al. Flash Memory Testing and Built-In Self-Diagnosis With March-Like Test Algorithms , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[28] Jean-Claude Geffroy,et al. Error Detecting and Correcting Codes , 2002 .
[29] Peng Zhang,et al. NRC: A Nibble Remapping Coding Strategy for NAND Flash Reliability Extension , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[30] Kewal K. Saluja,et al. Flash memory disturbances: modeling and test , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.