CDM and HBM analysis of ESD protected 60 GHz power amplifier in 45 nm low-power digital CMOS
暂无分享,去创建一个
[1] Steven Thijs,et al. 50-to-67GHz ESD-protected power amplifiers in digital 45nm LP CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[2] Philippe Roussel,et al. Transient voltage overshoot in TLP testing — Real or artifact? , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.
[3] Yves Rolain,et al. A 52GHz Phased-Array Receiver Front-End in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[4] C. Duvvury,et al. Dynamic gate coupling of NMOS for efficient output ESD protection , 1992, 30th Annual Proceedings Reliability Physics 1992.
[5] Kenichi Maruhashi,et al. TX and RX Front-Ends for 60GHz Band in 90nm Standard Bulk CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[6] Mirko Scholz,et al. Inductor-based ESD protection under CDM-like ESD stress conditions for RF applications , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[7] Dimitri Linten,et al. Implementation of plug-and-play ESD protection in 5.5GHz 90nm RF CMOS LNAs - Concepts, constraints and solutions , 2006, Microelectron. Reliab..