A novel high-speed approach for 16 × 16 Vedic multiplication with compressor adders

A 16 bit Vedic multiplier with Urdhava Tiryakbhyam sutra is proposed.Higher compressor adders with the help of lower Compressor adders are proposed.Proposed compressor adders are used in architecture of Vedic multiplier.Proposed multiplier shows good speed results over Traditional multipliers. In this paper, a novel architecture of Vedic multiplier with 'Urdhava-tiryakbhyam' methodology for 16 bit multiplier and multiplicand is proposed with the use of compressor adders. Equations for each bit of 32 bit resultant are calculated distinctly and compressor adders are used to implement these equations. They are chosen as they decrease vertical critical delay in comparison to the conventional architectures of compressors implemented using half and full adders only and so make the multiplier fast. The designs are coded in VHDL (Very High-speed Integrated Circuits Hardware Description Language) and synthesized with Xilinx ISE 13.1 using Spartan 3e series of FPGA (Field Programmable Gate Array). The combinational delay calculated for proposed 16?×?16 bit multiplier is 32?ns. Further speed comparisons of compressor adders with traditional ones and proposed multiplier with popular methods for multiplication are shown. Results clearly indicate the better speed performance of our proposed Vedic multiplier. Display Omitted

[1]  A. P. Preethy,et al.  Low power CMOS pass logic 4-2 compressor for high-speed multiplication , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[2]  V. Kunchigi,et al.  High speed and area efficient vedic multiplier , 2012, 2012 International Conference on Devices, Circuits and Systems (ICDCS).

[3]  Ghader Karimian,et al.  A very high-speed CMOS 4-2 compressor using fully differential current-mode circuit techniques , 2011 .

[4]  D. Naresh,et al.  High Speed Signed multiplier for Digital Signal Processing Applications , 2013 .

[5]  A. M. Khiavi,et al.  A new very high speed CMOS 4−2 compressor for fast digital arithmetic circuits , 2010, Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010.

[6]  M. C. Hanumantharaju,et al.  A High Speed Block Convolution Using Ancient Indian Vedic Mathematics , 2008 .

[7]  K. Thanushkodi,et al.  A Novel Time and Energy Efficient Cubing Circuit Using Vedic Mathematics for Finite Field Arithmetic , 2009, ARTCom.

[8]  Rutuparna Panda,et al.  Vedic Mathematics Based Multiply Accumulate Unit , 2011, 2011 International Conference on Computational Intelligence and Communication Networks.

[9]  Arindam Banerjee,et al.  ASIC design of a high speed low power circuit for factorial calculation using ancient Vedic mathematics , 2011, Microelectron. J..

[10]  S. R. Rupanagudi,et al.  Novel high speed vedic mathematics multiplier using compressors , 2013, 2013 International Mutli-Conference on Automation, Computing, Communication, Control and Compressed Sensing (iMac4s).

[11]  Chip-Hong Chang,et al.  Low voltage, low power (5:2) compressor cell for fast arithmetic circuits , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[12]  Ashish Raman,et al.  Low power ALU design by ancient mathematics , 2010, 2010 The 2nd International Conference on Computer and Automation Engineering (ICCAE).

[13]  S. Kirubaveni,et al.  Performance evaluation of FFT processor using conventional and Vedic algorithm , 2013, 2013 IEEE International Conference ON Emerging Trends in Computing, Communication and Nanotechnology (ICECCN).

[14]  S. Balamurugan,et al.  Design of high speed and low power 15-4 compressor , 2013, 2013 International Conference on Communication and Signal Processing.

[15]  Shubhajit Roy Chowdhury,et al.  Design, Simulation and Testing of a High Speed Low Power 15-4 Compressor for High Speed Multiplication Applications , 2008, 2008 First International Conference on Emerging Trends in Engineering and Technology.