论文信息 - DPLL bit synchronizer with rapid acquisition using adaptive Kalman filtering techniques

DPLL bit synchronizer with rapid acquisition using adaptive Kalman filtering techniques

A second-order DPLL with time-varying loop gains is applied to the symbol synchronization of burst mode data signals. An algorithm to control the DPLL loop gains is derived from adaptive Kalman filtering theory. Simulation results for the variable gain DPLL compared to a fixed gain DPLL demonstrate the improved acquisition performance. >

Peter F. Driessen

[1] Shinsaku Mori,et al. Performance improvement of all digital phase-locked loop with adaptive multilevel-quantized phase comparator , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[2] W.C. Lindsey,et al. A survey of digital phase-locked loops , 1981, Proceedings of the IEEE.

[3] Peter F. Driessen,et al. Zero-crossing DPLL bit synchronizer with pattern jitter compensation , 1991, IEEE Trans. Commun..

[4] Scott A. Merritt,et al. The iterated extended Kalman phase detector , 1989, IEEE Trans. Commun..

[5] S. Gupta,et al. Quasi-Optimum Digital Phase-Locked Loops , 1973, IEEE Trans. Commun..

[6] Gerd Ascheid,et al. Adaptive synchronization and channel parameter estimation using an extended Kalman filter , 1989, IEEE Trans. Commun..

[7] Richard D. Gitlin,et al. Timing recovery in PAM systems , 1971 .

[8] A. Jazwinski. Stochastic Processes and Filtering Theory , 1970 .