Uniform Traffic Patterns using Virtual Cut-Through Flow Control on VMMN☆
暂无分享,去创建一个
Yasushi Inoguchi | M. M. Hafizur Rahman | Yasuyuki Miura | Rizal Mohd Nor | Tengku Mohd Tengku Sembok | Ala Ahmed Yahya Hag
[1] Vijay K. Jain,et al. VLSI considerations for TESH: a new hierarchical interconnection network for 3-D integration , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[2] Shashi Kumar,et al. HiRA: A methodology for deadlock free routing in hierarchical networks on chip , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.
[3] Hideharu Amano,et al. Recursive Diagonal Torus: an interconnection network for massively parallel computers , 1993, Proceedings of 1993 5th IEEE Symposium on Parallel and Distributed Processing.
[4] Jun Yang,et al. Simple virtual channel allocation for high throughput and high frequency on-chip routers , 2010, HPCA.
[5] Pierre Sens,et al. Stream Processing of Healthcare Sensor Data: Studying User Traces to Identify Challenges from a Big Data Perspective , 2015, ANT/SEIT.
[6] Jungang Han,et al. RTTM: A New Hierarchical Interconnection Network for Massively Parallel Computing , 2009, HPCA.
[7] Cruz Izu,et al. Improving parallel system performance by changing the arrangement of the network links , 2000, ICS '00.
[8] Satwant Kaur. On-chip Networks! , 2013 .
[9] William J. Dally,et al. Performance Analysis of k-Ary n-Cube Interconnection Networks , 1987, IEEE Trans. Computers.
[10] Hamid Sarbazi-Azad,et al. The Effect of Adaptivity on the Performance of the OTIS-Hypercube Under Different Traffic Patterns , 2004, NPC.
[11] Valentin Puente,et al. TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.
[12] Kefei Wang,et al. Reliable Opto-Electronic Hybrid Interconnection Network , 2008, 2008 International Symposium on Parallel Architectures, Algorithms, and Networks (i-span 2008).
[13] Valentin Puente,et al. A low cost fault tolerant packet routing for parallel computers , 2003, Proceedings International Parallel and Distributed Processing Symposium.
[14] Tomohiro Inoue,et al. The Tofu Interconnect , 2012, IEEE Micro.
[15] Xiaohong Jiang,et al. Network Performance of Pruned Hierarchical Torus Network , 2009, 2009 Sixth IFIP International Conference on Network and Parallel Computing.
[16] M. A. H. Akhand,et al. A new hierarchical interconnection network for future generation parallel computer , 2014, 16th Int'l Conf. Computer and Information Technology.
[17] William J. Dally,et al. Deadlock-Free Message Routing in Multiprocessor Interconnection Networks , 1987, IEEE Transactions on Computers.
[18] Peter H. Beckman. Looking toward Exascale Computing , 2008, 2008 Ninth International Conference on Parallel and Distributed Computing, Applications and Technologies.
[19] Bhabani Shankar Prasad Mishra,et al. Parallel Computing Environments: A Review , 2011 .
[20] M. M. Hafizur Rahman,et al. A New Derivative of Midimew-Connected Mesh Network , 2014, IC2IT.