Code division multiple access (CDMA) is a rapidly expanding data transmission technique in the emerging universal mobile telecommunication system. Digital matched filter (DMF) in a CDMA system is used for correlating the received data with the transmitted data. The key issues in the design of a DMF are speed and power. This paper presents the design of a fine-grain pipelined DMF with clock gating with an objective to increase the speed and at the same time reduce the power consumption. The design has been verified through simulation and synthesis of the existing DMF and the proposed architectures. Verilog HDL coding of the design is done using Xilinx ISE design tool. Speed and estimated power consumption of the design are obtained using XST Synthesis and XPower tools of Xilinx respectively.
[1]
Chorng-Kuang Wang,et al.
A 2 V CMOS programmable pipelined digital differential matched filter for DS-CDMA system
,
1999,
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).
[2]
Chorng-Kuang Wang,et al.
A pipelined digital differential matched filter FPGA implementation and VLSI design
,
1996,
Proceedings of Custom Integrated Circuits Conference.
[3]
Keshab K. Parhi,et al.
VLSI digital signal processing systems
,
1999
.
[4]
Tomás Lang,et al.
Individual flip-flops with gated clocks for low power datapaths
,
1997
.