Intel 22nm FinFET (22FFL) Process Technology for RF and mm Wave Applications and Circuit Design Optimization for FinFET Technology
暂无分享,去创建一个
K. Phoa | B. Sell | S. Ravikumar | Y. Zhang | B. Sell | H. Lee | S. Rami | S. Ravikumar | V. Neeli | K. Phoa | Y. Zhang | H.-J. Lee | S. Rami | V. Neeli | Ying Zhang | Surej Ravikumar | Rami Said | Sell Bernhard
[1] J. Mazurier,et al. A 22nm FDSOI Technology Optimized for RF/mmWave Applications , 2018, 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).
[2] Jyh-Chyurn Guo,et al. Pocket implantation effect on drain current flicker noise in analog nMOSFET devices , 2004 .
[3] G.D.J. Smit,et al. FinFET compact modelling for analogue and RF applications , 2010, 2010 International Electron Devices Meeting.
[4] S. Mudanai,et al. 22FFL: A high performance and ultra low power FinFET technology for mobile and RF applications , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).
[5] G. Curello,et al. A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications , 2012, 2012 International Electron Devices Meeting.
[6] Stefano Pellerano,et al. A Compact 75 GHz LNA with 20 dB Gain and 4 dB Noise Figure in 22nm FinFET CMOS Technology , 2018, 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).