Critical path-aware voltage island partitioning and floorplanning for hard real-time embedded systems

Temperature and power are two major issues for multiple supply voltage (MSV)-aware embedded systems that due to their different physical behavior are required to be considered together in the system design especially in applications with hard real-time constraints. In such applications critical path characteristics of a task graph play a key role in finding an MSV-aware floorplan that attempts to optimize temperature and power simultaneously. In this paper, we propose a multi-objective optimization framework to find an MSV-aware floorplan that satisfies these objectives simultaneously in the embedded system design process. This framework is based on integer linear programming (ILP) formulation which is further enhanced with a simulated annealing technique to reduce the complexity of the problem and thus execution time of it. As a trade-off between accuracy and execution time, a heuristic algorithm is also presented for scenarios with rather large design space where finding the optimal solution or Pareto optimal set is a formidable task and time consuming. The experimental results show that the proposed framework suggests floorplans that are more power-efficient compared to the cases that only attempt to optimize the temperature and attains lower temperature compared to the cases that only optimize the power. These results confirm the effectiveness of the proposed approach. Moreover, an interesting and counter-intuitive finding is that by increasing the supply voltage magnitude of the MSV-chip the total power and peak temperature not only do not increase but also decrease in some scenarios. This is due to the impacts of the critical paths of the application graph. HighlightsWe present an MSV-aware floorplanning framework for hard real-time embedded systems.The framework objectives are temperature, power, wire, area and fragmentation cost.We use MILP to perform multi-objective MSV partitioning and SA to do floorplanning.To cope with complexity of large systems a heuristic algorithm is presented.

[1]  I-Min Liu,et al.  Post-placement voltage island generation under performance requirement , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[2]  Yici Cai,et al.  Power driven placement with layout aware supply voltage assignment for voltage island generation in dual-Vdd designs , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[3]  Kevin Skadron,et al.  Recent thermal management techniques for microprocessors , 2012, CSUR.

[4]  Yu Cao,et al.  Mapping statistical process variations toward circuit performance variability: an analytical modeling approach , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[5]  Evangeline F. Y. Young,et al.  Post-Placement Voltage Island Generation , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[6]  Robert K. Brayton,et al.  Planning for performance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[7]  Yao-Wen Chang,et al.  Voltage-Island Partitioning and Floorplanning Under Timing Constraints , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  John W. Lockwood,et al.  A Thermal Management and Profiling Method for Reconfigurable Hardware Applications , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[9]  Albert Y. Zomaya,et al.  Some observations on optimal frequency selection in DVFS-based energy consumption minimization , 2011, J. Parallel Distributed Comput..

[10]  Jasbir S. Arora,et al.  Survey of multi-objective optimization methods for engineering , 2004 .

[11]  Xiaobo Sharon Hu,et al.  Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs , 2011, IEEE Trans. Very Large Scale Integr. Syst..

[12]  David Z. Pan,et al.  A voltage-frequency island aware energy optimization framework for networks-on-chip , 2008, ICCAD 2008.

[13]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[14]  Kevin Skadron,et al.  Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.

[15]  I-Min Liu,et al.  Timing-constrained and voltage-island-aware voltage assignment , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[16]  Yao-Wen Chang,et al.  Placement with alignment and performance constraints using the B*-tree representation , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[17]  Evangeline F. Y. Young,et al.  Network flow-based power optimization under timing constraints in MSV-driven floorplanning , 2008, ICCAD 2008.

[18]  Hsien-Hsin S. Lee,et al.  Microarchitectural Floorplanning Under Performance and Thermal Tradeoff , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[19]  K. Banerjee,et al.  Global (interconnect) warming , 2001 .

[20]  Narayanan Vijaykrishnan,et al.  Temperature-aware voltage islands architecting in system-on-chip design , 2005, 2005 International Conference on Computer Design.

[21]  Hung-Yi Liu,et al.  Voltage Island Aware Floorplanning for Power and Timing Optimization , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[22]  Vladimir Stojanovic,et al.  Scaling and evaluation of carbon nanotube interconnects for VLSI applications , 2007, Nano-Net.

[23]  HuangWei,et al.  Scaling with Design Constraints , 2011 .

[24]  Kevin Skadron,et al.  Scaling with Design Constraints: Predicting the Future of Big Chips , 2011, IEEE Micro.

[25]  Wai-Kei Mak,et al.  Voltage Island Generation under Performance Requirement for SoC Designs , 2007, 2007 Asia and South Pacific Design Automation Conference.

[26]  Yici Cai,et al.  A Thermal Aware Floorplanning Algorithm Supporting Voltage Islands for Low Power SOC Design , 2005, PATMOS.

[27]  Yao-Wen Chang,et al.  An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning , 2007, ICCAD 2007.

[28]  Huazhong Yang,et al.  Accurate temperature-dependent integrated circuit leakage power estimation is easy , 2007 .

[29]  Narayanan Vijaykrishnan,et al.  Thermal trends in emerging technologies , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[30]  Radu Marculescu,et al.  Architecting voltage islands in core-based system-on-a-chip designs , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[31]  Sung Kyu Lim,et al.  Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[32]  Hamid Noori,et al.  Scenario-based quasi-static task mapping and scheduling for temperature-efficient MPSoC design under process variation , 2014, Microprocess. Microsystems.

[33]  Kevin Skadron,et al.  A Case for Thermal-Aware Floorplanning at the Microarchitectural Level , 2005, J. Instr. Level Parallelism.

[34]  C. L. Liu,et al.  A New Algorithm for Floorplan Design , 1986, DAC 1986.

[35]  Evangeline F. Y. Young,et al.  Voltage island-driven floorplanning , 2007, ICCAD 2007.

[36]  Lei He,et al.  Temperature and supply Voltage aware performance and power modeling at microarchitecture level , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[37]  Nikil D. Dutt,et al.  LEAF: A System Level Leakage-Aware Floorplanner for SoCs , 2007, 2007 Asia and South Pacific Design Automation Conference.

[38]  Kaustav Banerjee,et al.  Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[39]  Matthew R. Guthaus,et al.  Fast thermal-aware floorplanning using white-space optimization , 2009, 2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC).