A Flexible SoPC-based Fault Injection Environment

Analyzing the behavior of ICs faced to soft errors is now mandatory, even for applications running at sea level, to prevent malfunctions in critical applications such as automotive. This paper introduces a novel prototyping-based fault injection environment that enables to perform several types of dependability analyses in a common optimized framework. The approach takes advantage of hardware speed and of software flexibility offered by embedded processors to achieve optimized trade-offs between experiment duration and processing complexity. The repartition of tasks between hardware and embedded software is defined with respect to the type of circuit to analyze

[1]  Seyed Ghassem Miremadi,et al.  Fault injection into verilog models for dependability evaluation of digital systems , 2003, Second International Symposium on Parallel and Distributed Computing, 2003. Proceedings..

[2]  Régis Leveugle,et al.  Taking advantage of ASICs to improve dependability with very low overheads /spl lsqb/PLC/spl rsqb/ , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[3]  Lorena Anghel,et al.  Evaluation of SET and SEU effects at multiple abstraction levels , 2005, 11th IEEE International On-Line Testing Symposium.

[4]  Mario García-Valderas,et al.  Autonomous transient fault emulation on FPGAs for accelerating fault grading , 2005, 11th IEEE International On-Line Testing Symposium.

[5]  Fabian Vargas,et al.  On the proposition of an EMI-based fault injection approach , 2005, 11th IEEE International On-Line Testing Symposium.

[6]  Johan Karlsson,et al.  TWO FAULT INJECTION TECHNIQUES FOR TEST OF FAULT HANDLING MECHANISMS , 1991, 1991, Proceedings. International Test Conference.

[7]  Régis Leveugle,et al.  Using run-time reconfiguration for fault injection in hardware prototypes , 2000, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[8]  S. Rezgui,et al.  Assessing the Soft Error Rate of Digital Architectures Devoted to Operate in Radiation Environment: A Case Studied , 2003, J. Electron. Test..

[9]  Romain Desplats,et al.  Investigation of SEU sensitivity of Xilinx Virtex II FPGA by pulsed laser fault injections , 2004, Microelectron. Reliab..

[10]  Jean Arlat,et al.  Fault Injection for Dependability Validation: A Methodology and Some Applications , 1990, IEEE Trans. Software Eng..

[11]  Johan Karlsson,et al.  Evaluation of error detection schemes using fault injection by heavy-ion radiation , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[12]  Giovanni Squillero,et al.  New techniques for speeding-up fault-injection campaigns , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[13]  Régis Leveugle.  A low-cost hardware approach to dependability validation of IPs , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[14]  Dan Alexandrescu,et al.  Simulating Single Event Transients in VDSM ICs for Ground Level Radiation , 2004, J. Electron. Test..

[15]  Régis Leveugle,et al.  Multi-Level Fault Injections in VHDL Descriptions: Alternative Approaches and Experiments , 2003, J. Electron. Test..

[16]  Seyed Ghassem Miremadi,et al.  FPGA-based fault injection into switch-level models , 2004, Microprocess. Microsystems.

[17]  Massimo Violante,et al.  Exploiting FPGA for accelerating fault injection experiments , 2001, Proceedings Seventh International On-Line Testing Workshop.