Techniques and Architectures for Fault-Tolerant Computing

[1]  R. A. Maxion,et al.  Toward Fault-Tolerant User Interfaces , 1986 .

[2]  Nancy G Leveson,et al.  Software safety: why, what, and how , 1986, CSUR.

[3]  Algirdas Avizienis,et al.  The N-Version Approach to Fault-Tolerant Software , 1985, IEEE Transactions on Software Engineering.

[4]  Magdy Abadir,et al.  A Knowledge-Based System for Designing Testable VLSI Chips , 1985, IEEE Design & Test of Computers.

[5]  Dave Johnson,et al.  The Intel 432: A VLSI Architecture for Fault-Tolerant Computer Systems , 1984, Computer.

[6]  David E. Kieras,et al.  The Role of a Mental Model in Learning to Operate a Device. , 1984 .

[7]  Elwyn R. Berlekamp,et al.  Algebraic coding theory , 1984, McGraw-Hill series in systems science.

[8]  Michael J. Bending,et al.  Hitest: A Knowledge-Based Test Generation System , 1984, IEEE Design & Test of Computers.

[9]  Frederick Hayes-Roth,et al.  Building expert systems , 1983, Advanced book program.

[10]  Joel F. Bartlett,et al.  A NonStop kernel , 1981, SOSP.

[11]  Clifford R. Hollander,et al.  DART: An Expert System for Computer Fault Diagnosis , 1981, IJCAI.

[12]  Dhiraj K. Pradhan,et al.  Error-Correcting Codes and Self-Checking Circuits , 1980, Computer.

[13]  Michel Diaz,et al.  Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines , 1979, IEEE Transactions on Computers.

[14]  D.P. Siewiorek,et al.  A case study of C.mmp, Cm*, and C.vmp: Part II—Predicting and calibrating reliability of multiprocessor systems , 1978, Proceedings of the IEEE.

[15]  J. Goldberg,et al.  SIFT: Design and analysis of a fault-tolerant computer for aircraft control , 1978, Proceedings of the IEEE.

[16]  A.L. Hopkins,et al.  FTMP—A highly reliable fault-tolerant multiprocess for aircraft , 1978, Proceedings of the IEEE.

[17]  Y. Kubo,et al.  Fault-tolerant computer system with three symmetric computers , 1978, Proceedings of the IEEE.

[18]  A. Avizienis,et al.  Fault-tolerance: The survival attribute of digital systems , 1978, Proceedings of the IEEE.

[19]  D.P. Siewiorek,et al.  A case study of C.mmp, Cm*, and C.vmp: Part I—Experiences with fault tolerance in multiprocessor systems , 1978, Proceedings of the IEEE.

[20]  W.N. Toy,et al.  Fault-tolerant design of local ESS processors , 1978, Proceedings of the IEEE.

[21]  Harry Rudin,et al.  Automated Protocol Validation: One Chain of Development , 1978, Comput. Networks.

[22]  Dhiraj K. Pradhan,et al.  Asynchronous State Assignments with Unateness Properties and Fault-Secure Design , 1978, IEEE Transactions on Computers.

[23]  T. May,et al.  A New Physical Mechanism for Soft Errors in Dynamic Memories , 1978, 16th International Reliability Physics Symposium.

[24]  R. Kerr,et al.  Recovery blocks in action: A system supporting high reliability , 1976, ICSE '76.

[25]  Daniel P. Siewiorek,et al.  A Reliability Model for Various Switch Designs in Hybrid Redundancy , 1976, IEEE Transactions on Computers.

[26]  D. Binder,et al.  Satellite Anomalies from Galactic Cosmic Rays , 1975, IEEE Transactions on Nuclear Science.

[27]  Francis P. Mathur,et al.  Reliability Modeling and Analysis of General Modular Redundant Systems , 1975, IEEE Transactions on Reliability.

[28]  Jacques Losq,et al.  A Highly Efficient Redundancy Scheme: Self-Purging Redundancy , 1975, IEEE Transactions on Computers.

[29]  Samir Kamal,et al.  An Approach to the Diagnosis of Intermittent Faults , 1975, IEEE Transactions on Computers.

[30]  Edward J. McCluskey,et al.  An Iterative Cell Switch Design for Hybrid Redundancy , 1973, IEEE Transactions on Computers.

[31]  Gernot Metze,et al.  Design of Totally Self-Checking Check Circuits for m-Out-of-n Codes , 1973, IEEE Transactions on Computers.

[32]  Melvin A. Breuer,et al.  Testing for Intermittent Faults in Digital Circuits , 1973, IEEE Transactions on Computers.

[33]  Gordon Bell,et al.  C.mmp: a multi-mini-processor , 1972, AFIPS '72 (Fall, part II).

[34]  F. J. Corbató,et al.  Multics: the first seven years , 1972, AFIPS '72 (Spring).

[35]  Algirdas Avizienis,et al.  The STAR (Self-Testing And Repairing) Computer: An Investigation of the Theory and Practice of Fault-Tolerant Computer Design , 1971, IEEE Transactions on Computers.

[36]  F. P. Mathur,et al.  Reliability estimation procedures and CARE: The Computer-Aided Reliability Estimation Program , 1971 .

[37]  Algirdas Avizienis,et al.  Design of fault-tolerant computers , 1967, AFIPS '67 (Fall).

[38]  J. Paul Roth,et al.  Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits , 1967, IEEE Trans. Electron. Comput..

[39]  HISASHI MINE,et al.  Basic Properties and a Construction Method for Fail-Safe Logical Systems , 1967, IEEE Trans. Electron. Comput..

[40]  Richard J. Swan,et al.  The implementation of the Cm* multi-microprocessor , 1899, AFIPS '77.

[41]  Ömür Tasar,et al.  A study of intermittent faults in digital computers , 1899, AFIPS '77.

[42]  Marion J. Ball,et al.  Effects and detection of intermittent failures in digital systems , 1899, AFIPS '69 (Fall).

[43]  M. M. Dickinson,et al.  Saturn V launch vehicle digital computer and data adapter , 1899, AFIPS '64 (Fall, part I).

[44]  Richard Gostanian.  The Auragen System 4000 , 1983, IEEE Database Eng. Bull..

[45]  Robert S. Swarz,et al.  The theory and practice of reliable system design , 1982 .

[46]  Julien M. Christensen,et al.  Field Experience in Maintenance , 1981 .

[47]  F. MacWilliams,et al.  The Theory of Error-Correcting Codes , 1977 .

[48]  William C. Carter,et al.  Design of dynamically checked computers , 1968, IFIP Congress.

[49]  Claude E. Shannon,et al.  A Mathematical Theory of Communications , 1948 .