Figures of merit to characterize the importance of on-chip inductance

A closed-form solution for the output signal of a CMOS inverter driving an RLC transmission line is presented. This solution is based on the alpha power law for deep submicrometer technologies. Two figures of merit are presented that are useful for determining if a section of interconnect should be modeled as either an RLC or an RC impedance. The damping factor of a lumped RLC circuit is shown to be a useful criterion. The second useful figure of merit considered in this paper is the ratio of the rise time of the input signal at the driver of an interconnect line to the time of flight of the signals across the line. AS/X circuit simulations of an RLC transmission line and a five section RC II circuit based on a 0.25-/spl mu/m IBM CMOS technology are used to quantify and determine the relative accuracy of an RC model. One primary result of this paper is evidence demonstrating that a range for the length of the interconnect exists for which inductance effects are prominent. Furthermore, it is shown that under certain conditions, inductance effects are negligible despite the length of the section of interconnect.

[1]  Gerard V. Kopcsay,et al.  High-Speed Signal Propagation on Lossy Transmission Lines , 1990, IBM J. Res. Dev..

[2]  Allen Taflove,et al.  FD-TD modeling of digital signal propagation in 3-D circuits with passive and active loads , 1994 .

[3]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[4]  Robert H. Dennard,et al.  Modeling and characterization of long on-chip interconnections for high-performance microprocessors , 1995, IBM Journal of Research and Development.

[5]  D. A. Priore.  Inductance on silicon for sub-micron CMOS VLSI , 1993, Symposium 1993 on VLSI Circuits.

[6]  Keith A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections? , 1997 .

[7]  Masakazu Shoji,et al.  High-Speed Digital Circuits , 1996 .

[8]  Denis B. Jarvis.  The Effects of Interconnections on High-Speed Logic Circuits , 1963, IEEE Trans. Electron. Comput..

[9]  Chung Laung Liu.  kth-Order Finite Automaton , 1963, IEEE Trans. Electron. Comput..

[10]  Eby G. Friedman,et al.  A system for critical path analysis based on back annotation and distributed interconnect impedance models , 1988 .

[11]  W. R. Eisenstadt,et al.  High-speed VLSI interconnect modeling based on S-parameter measurements , 1993 .

[12]  J. Torres,et al.  Advanced copper interconnections for silicon CMOS technologies , 1995 .

[13]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[14]  T. Sakurai,et al.  Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.

[15]  V. Semenov,et al.  RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.