Design of a Low-Overhead Random Number Generator Using CMOS-based Cascaded Chaotic Maps

We present a cascaded chaotic system as a hardware-efficient way of elevating the entropy in the chaotic behavior of CMOS-based chaotic maps. The chaotic performance of the proposed scheme is evaluated using the bifurcation plot, Lyapunov exponent, Kolmogorov entropy, and correlation coefficient. The improved entropy in the chaotic region benefits many security applications and is demonstrated experimentally in a new random number generator (RNG) design based on the proposed map. Unlike conventional mathematical chaotic map-based digital pseudo-random number generators (PRNG), the proposed design is not completely deterministic due to the high susceptibility of the core analog circuit to inevitable noise which renders this design closer to a true random number generator (TRNG). By leveraging the improved chaotic performance of the transistor-level cascaded map, significantly low area and power overhead are achieved in the RNG design and it passes three statistical tests namely, NIST, Diehard, and TestU01.

[1]  Garrett S. Rose,et al.  Design of a Lightweight Reconfigurable PRNG Using Three Transistor Chaotic Map , 2019, 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS).

[2]  Elaine B. Barker,et al.  A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications , 2000 .

[3]  M. Feigenbaum.  Quantitative universality for a class of nonlinear transformations , 1978 .

[4]  Garrett S. Rose,et al.  Chaos computing for mitigating side channel attack , 2018, 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[5]  Ali Emre Pusane,et al.  A novel design method for discrete time chaos based true random number generators , 2014, Integr..

[6]  Lih-Yuan Deng,et al.  Period Extension and Randomness Enhancement Using High-Throughput Reseeding-Mixing PRNG , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Partha Sarathi Paul,et al.  Design of a Dynamic Parameter-Controlled Chaotic-PRNG in a 65 nm CMOS process , 2020, 2020 IEEE 14th Dallas Circuits and Systems Conference (DCAS).

[8]  Piotr Dudek,et al.  Compact discrete-time chaos generator circuit , 2003 .

[9]  Yicong Zhou,et al.  A new 1D chaotic system for image encryption , 2014, Signal Process..

[10]  P. Grassberger,et al.  Estimation of the Kolmogorov entropy from a chaotic signal , 1983 .

[11]  Zengqiang Chen,et al.  A new image encryption algorithm based on hyper-chaos , 2008 .

[12]  Yicong Zhou,et al.  Cascade Chaotic System With Applications , 2015, IEEE Transactions on Cybernetics.

[13]  Behnam Kia,et al.  An Integrated Circuit Design for a Dynamics-Based Reconfigurable Logic Block , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  S. Li,et al.  On the security of a new image encryption scheme based on chaotic map lattices. , 2008, Chaos.

[15]  Horst Zimmermann,et al.  A 65nm CMOS comparator with modified latch to achieve 7GHz/1.3mW at 1.2V and 700MHz/47µW at 0.6V , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.