UA2TPG: An untestability analyzer and test pattern generator for SEUs in the configuration memory of SRAM-based FPGAs

Abstract This paper presents UA 2 TPG, a static analysis tool for the untestability proof and automatic test pattern generation for SEUs in the configuration memory of SRAM-based FPGA systems. The tool is based on the model-checking verification technique. An accurate fault model for both logic components and routing structures is adopted. Experimental results show that many circuits have a significant number of untestable faults, and their detection enables more efficient test pattern generation and on-line testing. The tool is mainly intended to support on-line testing of critical components in FPGA fault-tolerant systems.

[1]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[2]  Massimo Violante,et al.  A new functional fault model for FPGA application-oriented testing , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[3]  Mario G. C. A. Cimino,et al.  Application of a Genetic Algorithm for Testing SEUs in SRAM-FPGA Systems , 2012, HiPEAC 2012.

[4]  Andrea Domenici,et al.  SEU-X: A SEu un-excitability prover for SRAM-FPGAs , 2012, 2012 IEEE 18th International On-Line Testing Symposium (IOLTS).

[5]  César Muñoz,et al.  An Overview of SAL , 2000 .

[6]  M. Caffrey,et al.  SEU Mitigation Techniques for Virtex FPGAs in Space Applications , 1999 .

[7]  Hideo Fujiwara,et al.  Untestable Fault Identification in Sequential Circuits Using Model-Checking , 2008, 2008 17th Asian Test Symposium.

[8]  Hideo Fujiwara,et al.  Constraint-Based Hierarchical Untestability Identification for Synchronous Sequential Circuits , 2011, 2011 Sixteenth IEEE European Test Symposium.

[9]  Andrea Domenici,et al.  GABES: A genetic algorithm based environment for SEU testing in SRAM-FPGAs , 2013, J. Syst. Archit..

[10]  Andrea Domenici,et al.  Unexcitability analysis of SEus affecting the routing structure of SRAM-based FPGAs , 2013, ACM Great Lakes Symposium on VLSI.

[11]  Andrea Domenici,et al.  Accurate simulation of SEUs in the configuration memory of SRAM-based FPGAs , 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[12]  Marco Lanuzza,et al.  Exploiting Self-Reconfiguration Capability to Improve SRAM-based FPGA Robustness in Space and Avionics Applications , 2010, TRETS.

[13]  Russell Tessier,et al.  FPGA Architecture , 2008 .

[14]  Michel Renovell,et al.  Analyzing the test generation problem for an application-oriented test of FPGAs , 2000, Proceedings IEEE European Test Workshop.

[15]  Gordon Fraser,et al.  Testing with model checkers: a survey , 2009 .

[16]  Rolf Drechsler,et al.  A fast untestability proof for SAT-based ATPG , 2009, 2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[17]  Edmund M. Clarke,et al.  Model checking and abstraction , 1994, TOPL.

[18]  Robert K. Brayton,et al.  Combinational test generation using satisfiability , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Luigi Carro,et al.  Evaluating Different Solutions to Design Fault Tolerant Systems with SRAM-based FPGAs , 2007, J. Electron. Test..

[20]  Andrea Domenici,et al.  ASSESS: A Simulator of Soft Errors in the Configuration Memory of SRAM-Based FPGAs , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Russell Tessier,et al.  FPGA Architecture: Survey and Challenges , 2008, Found. Trends Electron. Des. Autom..

[22]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[23]  Stephan Merz,et al.  Truly On-The-Fly LTL Model Checking , 2005, TACAS.

[24]  Cinzia Bernardeschi,et al.  Simulated Injection of Radiation-Induced Logic Faults in FPGAs , 2011 .

[25]  Tracy Larrabee,et al.  Test pattern generation using Boolean satisfiability , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  Raimund Ubar,et al.  Hierarchical Identification of Untestable Faults in Sequential Circuits , 2007 .

[27]  Yervant Zorian,et al.  IS-FPGA : a new symmetric FPGA architecture with implicit scan , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[28]  Mehdi Baradaran Tahoori.  Application-Dependent Testing of FPGAs , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[29]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[30]  Mario Porrmann,et al.  Exploiting dynamic partial reconfiguration for on-line on-demand testing of permanent faults in reconfigurable systems , 2014, 2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[31]  Rolf Drechsler,et al.  A Highly Fault-Efficient SAT-Based ATPG Flow , 2012, IEEE Design & Test of Computers.

[32]  Angelo Gargantini,et al.  An Evaluation of Model Checkers for Specification Based Test Case Generation , 2009, 2009 International Conference on Software Testing Verification and Validation.

[33]  David E. Long,et al.  FILL and FUNI: algorithms to identify illegal states and sequentially untestable faults , 2000, TODE.

[34]  Niccolò Battezzati,et al.  Reconfigurable Field Programmable Gate Arrays for Mission-Critical Applications , 2014 .

[35]  E LongDavid,et al.  FILL and FUNI , 2000 .

[36]  Alexander Miczo,et al.  Digital logic testing and simulation , 1986 .

[37]  Martin Rozkovec,et al.  Application Dependent FPGA Testing Method , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.