Layout decomposition with pairwise coloring for multiple patterning lithography
暂无分享,去创建一个
[1] Puneet Gupta,et al. A novel methodology for triple/multiple-patterning layout decomposition , 2012, Advanced Lithography.
[2] Robert E. Tarjan,et al. Dividing a Graph into Triconnected Components , 1973, SIAM J. Comput..
[3] Yue Xu,et al. A matching based decomposer for double patterning lithography , 2010, ISPD '10.
[4] Yao-Wen Chang,et al. A novel layout decomposition algorithm for triple patterning lithography , 2012, DAC Design Automation Conference 2012.
[5] Kun Yuan,et al. Double Patterning Layout Decomposition for Simultaneous Conflict and Stitch Minimization , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Andrew B. Kahng,et al. Fast and efficient phase conflict detection and correction in standard-cell layouts , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[7] Edward M. McCreight,et al. Priority Search Trees , 1985, SIAM J. Comput..
[8] U.I. Chung,et al. A Highly Reliable Cu Interconnect Technology for Memory Device , 2007, 2007 IEEE International Interconnect Technology Conferencee.
[9] Zigang Xiao,et al. A polynomial time triple patterning algorithm for cell based row-structure layout , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[10] Yinghai Lu,et al. Post-routing layer assignment for double patterning , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).
[11] Kun Yuan,et al. A new graph-theoretic, multi-objective layout decomposition framework for Double Patterning Lithography , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).
[12] Petra Mutzel,et al. A Linear Time Implementation of SPQR-Trees , 2000, GD.
[13] Kurt Mehlhorn,et al. LEDA: a platform for combinatorial and geometric computing , 1997, CACM.
[14] Siam J. CoMPtrr,et al. FINDING A MAXIMUM CUT OF A PLANAR GRAPH IN POLYNOMIAL TIME * , 2022 .
[15] Andrew B. Kahng,et al. Layout decomposition for double patterning lithography , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[16] Andrew B. Kahng,et al. Layout Decomposition Approaches for Double Patterning Lithography , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] Giorgio Gambosi,et al. Complexity and approximation: combinatorial optimization problems and their approximability properties , 1999 .
[18] Kevin D. Gourley,et al. A Polygon-to-Rectangle Conversion Algorithm , 1983, IEEE Computer Graphics and Applications.
[19] Kun Yuan,et al. Layout Decomposition for Triple Patterning Lithography , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[20] Wai-Shing Luk,et al. Fast and lossless graph division method for layout decomposition using SPQR-tree , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[21] J. Cong,et al. Multiway partitioning with pairwise movement , 1998, ICCAD '98.
[22] Puneet Gupta,et al. Layout Decomposition and Legalization for Double-Patterning Technology , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.