RISCs vs. CISCs for Prolog: a case study
暂无分享,去创建一个
Gaetano Borriello | Andrew R. Cherenson | Peter B. Danzig | Michael N. Nelson | G. Borriello | Michael N. Nelson | P. Danzig | A. Cherenson
[1] Emmanuel Katevenis. Reduced instruction set computer architectures for vlsi (microprocessor, risc, multiple-windows - of - registers) , 1983 .
[2] David A. Patterson,et al. Architecture of SOAR: Smalltalk on a RISC , 1984, ISCA 1984.
[3] Yale N. Patt,et al. Design decisions influencing the microarchitecture for a Prolog machine , 1984, MICRO 17.
[4] Yale N. Patt,et al. Performance studies of a Prolog machine architecture , 1985, ISCA '85.
[5] Mark N. Wegman,et al. Constant propagation with conditional branches , 1985, POPL.
[6] James R. Larus,et al. Design Decisions in SPUR , 1986, Computer.
[7] James R. Larus,et al. Evaluation of the SPUR Lisp architecture , 1986, ISCA '86.
[8] Gaetano Borriello,et al. Special- or General-Purpose Hardware for Prolog: A Comparison , 1986 .
[9] Naoyuki Tamura. Knowledge-Based Optimization in Prolog Compiler , 1986, FJCC.
[10] Barry Fagin,et al. The Berkeley PLM Instruction Set: An Instruction Set for Prolog , 1986 .
[11] Tep P. Dobry. A High Performance Architecture For Prolog , 1987 .
[12] Shing I. Kong,et al. SPUR Coprocessor Interface Description , 1987 .