Architecture and Chip Design of the Feature Detector

This chapter describes the system architecture and chip design of the feature detector. The design aims at a widely flexible configuration of the connection topology to realise arbitrary feature detectors, at a faithful reproduction of the simulated individual or group behaviour of neurons and synapses, and at low power dissipation as well as the integration of image sensor pixel cells in order to directly supply the feature detectors with input signals.