On gate leakage reduction in dynamic CMOS circuits

Scaling CMOS technology to next generation improves performance, increases transistor density, and reduces power dissipation per device. However, scaling also increases subthreshold and gate leakage currents, which greatly degrades circuit noise immunity and increases the chip total power dissipation. In this paper we propose a new leakage reduction circuit technique for domino dynamic CMOS circuits with no performance degradation and with minimal area overhead. Simulations show an 88% reduction in standby gate leakage using Berkeley predictive technology models (BPTM) of 65nm with no performance degradation over standard domino circuits. Simulations also show that the proposed technique is 17% more robust against loading variations compared to previously proposed leakage reduction techniques.

[1]  Sung-Mo Kang,et al.  Leakage-proof domino circuit design for deep sub-100 nm technologies , 2004, 17th International Conference on VLSI Design. Proceedings..

[2]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Takayasu Sakurai,et al.  Boosted gate MOS (BGMOS): device/circuit cooperation scheme to achieve leakage-free giga-scale integration , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[4]  Vivek De,et al.  Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[5]  Vivek De,et al.  A new technique for standby leakage reduction in high-performance circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[6]  S. Borkar,et al.  Dynamic-sleep transistor and body bias for active leakage power control of microprocessors , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  Takashi Ishikawa,et al.  Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[8]  A.P. Chandrakasan,et al.  Dual-threshold voltage techniques for low-power digital circuits , 2000, IEEE Journal of Solid-State Circuits.

[9]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[10]  David Blaauw,et al.  Gate oxide leakage current analysis and reduction for VLSI circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  A. Ono,et al.  A 100 nm node CMOS technology for practical SOC application requirement , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).