Array like runtime reconfigurable MIMO detectors for 802.11n WLAN: A design case study

Future high speed wireless standards such as 802.11n involve Multiple Input Multiple Output (MIMO) antenna systems as a key technology component. Efficient design of the MIMO detector is a challenging task. This is further compounded by the fact that 802.11n standard requires support for runtime switching between different modulation schemes (or modes). While searching for an appropriate architecture attention must be paid to application requirements such as required throughput, limits on latency, and reconfiguration between various modes of operations. Important hardware design metrics such as area/power should be optimized over all the operating modes of the detector. In this paper we carry out extensive architectural space exploration to address the issues of power consumption, area, and reconfigurability between different modes of operation while meeting the standards throughput requirement. Ultimately, we come up with two designs that target low area and low power respectively. We also maintain close to optimum Bit Error Rate(BER), which is vital for any wireless system. The design estimates are based on 45nm technology library.

[1]  A. Burg,et al.  VLSI implementation of MIMO detection using the sphere decoding algorithm , 2005, IEEE Journal of Solid-State Circuits.

[2]  Jing Ma,et al.  System Architecture and Implementation of MIMO Sphere Decoders on FPGA , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  B. Hochwald,et al.  Silicon complexity for maximum likelihood MIMO detection using spherical decoding , 2004, IEEE Journal of Solid-State Circuits.

[4]  Ravi Jenkal,et al.  Architecture for Energy Efficient Sphere Decoding , 2006, 2006 IEEE International SOC Conference.

[5]  Reinaldo A. Valenzuela,et al.  V-BLAST: an architecture for realizing very high data rates over the rich-scattering wireless channel , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[6]  R. Shariat-Yazdi,et al.  Challenges in the Design of Next Generation WLAN Terminals , 2007, 2007 Canadian Conference on Electrical and Computer Engineering.

[7]  Gwan S. Choi,et al.  Architecture for reconfigurable MIMO detector and its FPGA implementation , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.

[8]  John S. Thompson,et al.  Rapid Prototyping of a Fixed-Throughput Sphere Decoder for MIMO Systems , 2006, 2006 IEEE International Conference on Communications.

[9]  Hongzhi Wang,et al.  Managing dynamic reconfiguration on MIMO Decoder , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[10]  Pankaj Bhagawat,et al.  VLSI Implementation of a Staggered Sphere Decoder Design for MIMO Detection , 2007 .

[11]  Hongzhi Wang,et al.  A Reconfigurable Architecture for MIMO Square Root Decoder , 2006, ARC.

[12]  Zhan Guo,et al.  Algorithm and implementation of the K-best sphere decoding for MIMO detection , 2006, IEEE Journal on Selected Areas in Communications.